DOCSLIB.ORG

L3 Cache on Chip Аппаратные Ускорители

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
L3 Cache on Chip Аппаратные Ускорители IBM Power Systems: представляем процессоры POWER7+ и новое поколение серверов класса предприятия Алексей Бойко POWER Product Manager [email protected] Немного истории © 2012 IBM Corporation RISCRISC процессорыпроцессоры 1974-1978 – проект 801. John Cocke – «отец» IBM RISC архитектуры Source:JOHN COCKE AND V. MARKSTEIN –The evolutions of RICS technology at IBM © 2012 IBM Corporation RISCRISC процессорыпроцессоры Характерные особенности RISC-процессоров Фиксированная длина машинных инструкций (например, 32/64 бита) и простой формат команды. Специализированные команды для операций с памятью — чтения или записи. Операции вида «прочитать-изменить-записать» отсутствуют. Любые операции «изменить» выполняются только над содержимым регистров (т. н. архитектура load-and-store). Большое количество регистров общего назначения (32 и более). Отсутствие поддержки операций вида «изменить» над укороченными типами данных — байт, 16-битное словами. Отсутствие микропрограмм внутри самого процессора. © 2012 IBM Corporation RISCRISC процессорыпроцессоры *ARM (Adwanced RISC Machines)— Apple iPods /iPhone/iPad Palm and PocketPC PDAs RIM BlackBerry smartphone/email devices Nintendo HTC(Qualcom proc) *PowerPC (Apple–IBM–Motorola alliance) *Motorola 68000 *MIPS(SGI computers and the PlayStation, PlayStation 2, Nintendo 64, PlayStation Portable game consoles) *IBM POWER(IBM's supercomputers, midrange servers and workstations, in Nintendo's Gamecube and Wii, Microsoft's Xbox 360 and Sony's PlayStation 3 game consoles, EMC's DMX range of the Symmetrix SAN, and in many embedded applications like printers and cars. * SPARC, by Oracle/Sun Microsystems and Fujitsu * Hewlett-Packard's PA-RISC, also known as HP-PA * Alpha * Hitachi's SuperH © 2012 IBM Corporation ЕстьЕстьRISCRISC процессоры процессоры лили жизньжизнь нана нана Марсе?Марсе?МарсеМарсе «Because of this, he added that an Intel Core i7 processor, for example, wouldn't survive a day on Mars because of the extremes in temperature.» The single-board computer aboard NASA's Curiosity rover is built around a PowerPC RAD750 microprocessor provided by BAE Systems. ComputerWorld August 8 2012 http://www.computerworld.com/s/article/9230060/NASA_Your_smartphone_is_as_smart_as_the_Curiosity_rover CBS News http://www.cbsnews.com/network/news/space/home/spacenews/files/081012_msl_update.html © 2012 IBM Corporation IBM’S 10-year march to UNIX leadership Клиенты выбирают качественные решения 50% 45% 40% UNIX Server Rolling Four Quarter Average Revenue Share 35% 30% 25% DynamicPOWER4 LPARs 20% 15% Micro-PartitioningPOWER5 Q401 Q102 7 Q202 Source: Q IDC30 Worldwide2 Quarterly Server Tracker, http://www.idc.com/getdoc.jsp?containerId=IDC_P348 Q402 Q103 POWER6 Q203 Live Partition Q303 2Q12 R4Q Mobility Q403 Mobility 53% share Q104 + 6.6 pts YTY Q204 Q304 Q404 Q105 HP Q205 Q305 Q405 Sun/Oracle Q106 Q206 Q306 Workload Optimized Q406 POWER7 Q107 Q207 Leadership Q307 IBM Q407 Q108 HP -16% YTY* Q208 Q308 Oracle -24% YTY* Q408 Q109 Q209 Q309 * As reportedQ409 last fiscal quarter Q110 Q210 Q310 Q410 Q111 © 2012 IBM CorporationQ211 Q311 Q411 IBMIBM POWERPOWER processorprocessor roadmaproadmap ~ 3года новое поколение ~ 18месяцев “+”“+” модели POWER8 POWER7/7+ Most POWER6/6 Most POWERful, + POWER5/5 POWERful & Scalable Scalable and Exclusive + Fastest Processor in Performance POWER4/4 Processor Industry. 4,6,8 Core . More Cores Hardware . 32MB On-Chip . Larger Cache + Virtualization In Industry eDRAM . 4th Gen SMT . Dual Core . Power Optimized . Reliability ++ . for.Dual Unix Core & Quad Linux High Frequencies Cores . Accelerators + First Dual Core . Core Md Virtualization + Mem Subsystem + more… . + . 22nm in Industry .Enhanced Scaling Memory Subsystem . Dual Core + . 4 Thread SMT++ High Level design .2 Thread SMT . Chip Multi . Reliability + complete .Distributed Switch + Altivec . VSM & VSX and in implementation Processing . .Core Parallelism + Instruction Retry . Protection Keys+ phase . Distributed Switch . .FP Performance + Dyn Energy Mgmt Power. 45nm 7+ 32nm IBM is the leader . Shared L2 . .Memory bandwidth 2 Thread SMT + Faster . Dynamic LPARs . Very large + Protection Keys in Processor and (32) . 65nm cache . .130nm, 90nm . Accelerators Server design 180nm,2001 130nm 2004 2007 2010 Binary Compatible & Increased Core Performance © 2012 IBM Corporation POWER7+ POWER7 POWER7+POWER7 45 nm 32 nm В 2.5 раза больше L3 cache On chip аппаратные ускорители 9 © 2012 IBM Corporation POWER7+ Design Physical Design: SMP Fabric • 8 cores with integrated Cache, Memory Core Core A Core Core Controllers, and Accelerators c c • 3 / 4 / 6 / 8 Core options L2 L2 E L2 L2 • 32nm technology n g L3 Cache L3 Cache Features: M M • 2.5X increase in L3 Cache C Power Bus C •eDRAM technology L3 Cache L3 Cache G •Higher Frequencies X L2 L2 L2 L2 • Memory Compression Engine B • Active Memory Expansion with no u Core Core s Core Core processor overhead penalty • Encryption / Cryptography Support SMP Fabric • Random Number Generator • Enhanced Energy / Power Gating • 1/20 LPAR Core Granularity with FW7.6 • 2X SPFP performance 10 © 2012 IBM Corporation Дизайн процессоров IBM POWER POWER5 POWER5+ POWER6 POWER7 POWER7+ Technology 130nm 90nm 65nm 45nm 32nm Size 389 mm2 245 mm2 341 mm2 567 mm2 567 mm2 Transistors 276 M 276 M 790 M 1.2 B 2.1 B Cores 2 2 2 8 8 1.65 1.9 4 - 5 3 – 4 3.6 – 4.4+ Frequencies GHz GHz GHz GHz GHz 256 KB 256 KB L2 Cache 1.9MB Shared 1.9MB Shared 4MB / Core per Core per Core L3 Cache 36MB 36MB 32MB 4MB / Core 10MB / Core Memory Cntrl 1 1 2 / 1 2 / 1 2 / 1 Architecture Out of Order Out of Order In of Order Out of Order Out of Order LPAR 10 / Core 10 / Core 10 / Core 10 / Core 20 / Core 11 © 2012 IBM Corporation Преимущества eDRAM для POWER7+ С использованием eDRAM Без eDRAM было бы 2.1Млрд транзисторов 567 mm2 5.4Млрд транзисторов 950 mm2 IBM’s eDRAM выигрыш: . Большая плотность: 1/3 площади от 6T SRAM . Меньшее энергопотребление: 1/5 SRAM . Меньше ошибок: в 250x меньше чем в SRAM . Большая производительность 12 © 2012 IBM Corporation POWER7+ процесссоры и архитектура До 40% больше производительности, идеальны для транзакционных и бизнес-аналитических нагрузок Большая масштабируемость и гибкость • 20 Виртуальных машин на ядро • Elastic Capacity on Demand Выше производительность • 10 MB L3 Cache • up to 4.4 GHz POWER7+ processors • Memory Compression Accelerator • Random number generator • Enhanced Single Precision Floating Point performance • Enhanced GX system bus SMP Fabric Core Core Core Core Улучшенная доступность Acc L2 L2 L2 L2 • Self-healing capability for L3 Cache functions Eng • Dynamic processor fabric bus repair L3 Cache L3 Cache M Power Bus M • Processor re-initialization C C L3 Cache G L3 Cache • X Hardware encryption support for AIX L2 L2 L2 L2 SMP BFabric u Энергоэффективность Core Core s Core Core • Delivering 5x more performance per watt • Enhanced energy / power gating POWER7+ 32 nm 13 © 2012 IBM Corporation Active Memory Expansion. Еще «больше» памяти На 25% больше памяти . Возможность расширения 2 5 0 памяти до 125% 125% 2 0 0 . Клиент получает больше памяти используя меньше ресурсов POWER7+ 1 5 0 . Больше циклов процессора 1 0 0 для основных задач 5 0 0 No AME P7 AME P7+ AME 14 18 октября, 2012 © 2012 IBM Corporation Новые процессоры помогают защитить данные Технологии Выигрыш клиента . Crypto Offload Accelerators provide . Cryptography can be applied to a broader set of cryptographic engines to relieve the data creating a stronger security ecosystem. P7+ processor from the . Two primary AIX security applications will be performance intensive enabled by default: cryptographic algorithms of AES, • Encrypted File Systems, protecting your SHA, and RSA. data in storage or on backup media • IPsec, protecting your data over the network. • Processor performance remains focused on business applications. High quality random numbers . At the core of cryptography is the need for high generated with high performance quality entropy or random numbers. via the RNG offload feature of the . With the POWER7+ RNG offload providing this P7+ processor. entropy, security is enhanced and processor performance remains focused on your business applications. 15 18 октября, 2012 © 2012 IBM Corporation Кое-что про модели © 2012 IBM Corporation Портфолио IBM POWER Systems 2012 Power 795 Power 780 Power 775 Power 770 Power 750 Power 720 / 740 IBM PureFlex System IBM Flex Power 755 System p460 IBM Flex System p260 BladeCenter Power 710 / 730 PS700/PS701/ IBM Flex PS702/PS703/PS704 System p24L © 2012 IBM Corporation Новые серверы IBM Power на процессорах POWER7+ Power 770 Power 780 •POWER7+ processors • POWER7+ processors •До 48 ядер @ 4.2 GHz • До 64 ядер @ 4.4 GHz •До 64 ядер @ 3.8 GHz • До128 ядер @ 3.7 GHz •12 или 16 core 4U узлы • 16 или 32 core 4U узлы •До 4x узлов в системе • До 4x узлов в системе •Dynamic Platform Optimizer • Dynamic Platform Optimizer Increased performance and scale Increased scalability to 128-cores Now up to 20 VMs per-core Increased performance per-core Increased energy efficiency Now up to 20 VMs per-core Elastic Capacity on Demand Increased energy efficiency Enterprise RAS Built-in Elastic Capacity on Demand Share resources in Power Systems Pool Enterprise RAS 18 © 2012 IBM Corporation Что нового в Power 770 на POWER7+? Категории Power 770 Power 770+ Преимущество Processor • POWER7 45nm • POWER7+ 32 nm Faster performance L3 cache • 4 MB per core • 10 MB per core Faster performance • 64 cores @ 3.3 GHz • 64 cores @ 3.8 GHz Configurations • 48 cores @ 3.7 GHz • 48 cores @ 4.2 GHz Faster performance
Load more

Recommended publications
  • RAD750 at Our Website: Click HERE RAD750• Board
    Full-service, independent repair center -~ ARTISAN® with experienced engineers and technicians on staff. TECHNOLOGY GROUP ~I We buy your excess, underutilized, and idle equipment along with credit for buybacks and trade-ins. Custom engineering Your definitive source so your equipment works exactly as you specify. for quality pre-owned • Critical and expedited services • Leasing / Rentals/ Demos equipment. • In stock/ Ready-to-ship • !TAR-certified secure asset solutions Expert team I Trust guarantee I 100% satisfaction Artisan Technology Group (217) 352-9330 | [email protected] | artisantg.com All trademarks, brand names, and brands appearing herein are the property o f their respective owners. Find the BAE Systems RAD750 at our website: Click HERE RAD750 Board Hardware Specification Document Number 234A524 Release Date August 1, 2000 Copyright by BAE SYSTEMS All Rights Reserved Document Number: 234A524 RAD750 CompactPCI Hardware Specification Notices Before using this information and the product it supports, be sure to read the general information on the back cover of this book. Trademarks The following are trademarks of International Business Machines Corporation in the United States, or other countries, or both: IBM IBM Logo PowerPC PowerPC 750 The following are trademarks of BAE SYSTEMS in the United States, or other countries, or both: RAD750 The following are registered trademarks of PCI Industrial Computer Manufacturing Group in the United States, or other countries, or both: PICMG CompactPCI Other company, product, and service names may be trademarks or service marks of others. Preliminary Edition (Version 4.0, 8/1/2000) This unpublished document is the preliminary edition of RAD750 3U CompactPCI board Hardware Specification.
    [Show full text]
  • Microkernel Mechanisms for Improving the Trustworthiness of Commodity Hardware
    Microkernel Mechanisms for Improving the Trustworthiness of Commodity Hardware Yanyan Shen Submitted in fulfilment of the requirements for the degree of Doctor of Philosophy School of Computer Science and Engineering Faculty of Engineering March 2019 Thesis/Dissertation Sheet Surname/Family Name : Shen Given Name/s : Yanyan Abbreviation for degree as give in the University calendar : PhD Faculty : Faculty of Engineering School : School of Computer Science and Engineering Microkernel Mechanisms for Improving the Trustworthiness of Commodity Thesis Title : Hardware Abstract 350 words maximum: (PLEASE TYPE) The thesis presents microkernel-based software-implemented mechanisms for improving the trustworthiness of computer systems based on commercial off-the-shelf (COTS) hardware that can malfunction when the hardware is impacted by transient hardware faults. The hardware anomalies, if undetected, can cause data corruptions, system crashes, and security vulnerabilities, significantly undermining system dependability. Specifically, we adopt the single event upset (SEU) fault model and address transient CPU or memory faults. We take advantage of the functional correctness and isolation guarantee provided by the formally verified seL4 microkernel and hardware redundancy provided by multicore processors, design the redundant co-execution (RCoE) architecture that replicates a whole software system (including the microkernel) onto different CPU cores, and implement two variants, loosely-coupled redundant co-execution (LC-RCoE) and closely-coupled redundant co-execution (CC-RCoE), for the ARM and x86 architectures. RCoE treats each replica of the software system as a state machine and ensures that the replicas start from the same initial state, observe consistent inputs, perform equivalent state transitions, and thus produce consistent outputs during error-free executions.
    [Show full text]
  • IBM Systems Group
    IBM STG Deep Computing IBM Systems Group Deep Computing with IBM Systems Barry Bolding, Ph.D. IBM Deep Computing SciComp 2005 Confidential | Systems Group 2004 © 2004 IBM Corporation IBM Systems and Technology Group Deep Computing Components High Performance Computing Leadership Research and Innovation Systems Expertise – pSeries – xSeries – Storage – Networking Innovative Systems © 2004 IBM Corporation IBM Systems and Technology Group Deep Computing Focus Government Research Labs – Energy and Defense Weather/Environmental – Weather Forecasting Centers – Climate Modeling Higher Education/Research Universities Life Sciences – Pharma, BioTech, Chemical Aero/Auto Petroleum Business Intelligence, Digital Media, Financial Services, On Demand HPC © 2004 IBM Corporation IBM STG Deep Computing Deep Computing Teams and Organization Confidential | Systems Group 2004 © 2004 IBM Corporation IBM Systems and Technology Group Deep Computing Technical Team Kent Winchell Technical Team Deep Computing Barry Bolding Jeff Zais Technical Manager Technical Manager Public Sector Industrial Sector Farid Parpia John Bauer Martin Feyereisen Doug Petesch HPC Applications HPC Storage Auto/Aero Auto/Aero Life Sciences Government, HPC Business Intelligence “Suga” Sugavanam Wei Chen Charles Grassl Guangye Li EDA Government HPC Applications Auto/Aero Asia Pacific HPC HIgher Ed. BlueGene/L Stephen Behling Ray Paden Si MacAlester Harry Young Higher Ed GPFS CFD HPC Storage Digitial Media Digital Media Joseph Skovira James Abeles Scott Denham Janet Shiu Schedulers
    [Show full text]
  • Computer Architectures an Overview
    Computer Architectures An Overview PDF generated using the open source mwlib toolkit. See http://code.pediapress.com/ for more information. PDF generated at: Sat, 25 Feb 2012 22:35:32 UTC Contents Articles Microarchitecture 1 x86 7 PowerPC 23 IBM POWER 33 MIPS architecture 39 SPARC 57 ARM architecture 65 DEC Alpha 80 AlphaStation 92 AlphaServer 95 Very long instruction word 103 Instruction-level parallelism 107 Explicitly parallel instruction computing 108 References Article Sources and Contributors 111 Image Sources, Licenses and Contributors 113 Article Licenses License 114 Microarchitecture 1 Microarchitecture In computer engineering, microarchitecture (sometimes abbreviated to µarch or uarch), also called computer organization, is the way a given instruction set architecture (ISA) is implemented on a processor. A given ISA may be implemented with different microarchitectures.[1] Implementations might vary due to different goals of a given design or due to shifts in technology.[2] Computer architecture is the combination of microarchitecture and instruction set design. Relation to instruction set architecture The ISA is roughly the same as the programming model of a processor as seen by an assembly language programmer or compiler writer. The ISA includes the execution model, processor registers, address and data formats among other things. The Intel Core microarchitecture microarchitecture includes the constituent parts of the processor and how these interconnect and interoperate to implement the ISA. The microarchitecture of a machine is usually represented as (more or less detailed) diagrams that describe the interconnections of the various microarchitectural elements of the machine, which may be everything from single gates and registers, to complete arithmetic logic units (ALU)s and even larger elements.
    [Show full text]
  • An Evaluation of Soft Processors As a Reliable Computing Platform
    Brigham Young University BYU ScholarsArchive Theses and Dissertations 2015-07-01 An Evaluation of Soft Processors as a Reliable Computing Platform Michael Robert Gardiner Brigham Young University - Provo Follow this and additional works at: https://scholarsarchive.byu.edu/etd Part of the Electrical and Computer Engineering Commons BYU ScholarsArchive Citation Gardiner, Michael Robert, "An Evaluation of Soft Processors as a Reliable Computing Platform" (2015). Theses and Dissertations. 5509. https://scholarsarchive.byu.edu/etd/5509 This Thesis is brought to you for free and open access by BYU ScholarsArchive. It has been accepted for inclusion in Theses and Dissertations by an authorized administrator of BYU ScholarsArchive. For more information, please contact [email protected], [email protected]. An Evaluation of Soft Processors as a Reliable Computing Platform Michael Robert Gardiner A thesis submitted to the faculty of Brigham Young University in partial fulfillment of the requirements for the degree of Master of Science Michael J. Wirthlin, Chair Brad L. Hutchings Brent E. Nelson Department of Electrical and Computer Engineering Brigham Young University July 2015 Copyright © 2015 Michael Robert Gardiner All Rights Reserved ABSTRACT An Evaluation of Soft Processors as a Reliable Computing Platform Michael Robert Gardiner Department of Electrical and Computer Engineering, BYU Master of Science This study evaluates the benefits and limitations of soft processors operating in a radiation-hardened FPGA, focusing primarily on the performance and reliability of these systems. FPGAs designs for four popular soft processors, the MicroBlaze, LEON3, Cortex- M0 DesignStart, and OpenRISC 1200 are developed for a Virtex-5 FPGA. The performance of these soft processor designs is then compared on ten widely-used benchmark programs.
    [Show full text]
  • MICROPROCESSOR EVALUATIONS for SAFETY-CRITICAL, REAL-TIME February 2009 APPLICATIONS: AUTHORITY for EXPENDITURE NO
    DOT/FAA/AR-08/55 Microprocessor Evaluations for Air Traffic Organization Operations Planning Safety-Critical, Real-Time Office of Aviation Research and Development Applications: Authority for Washington, DC 20591 Expenditure No. 43 Phase 3 Report February 2009 Final Report This document is available to the U.S. public through the National Technical Information Services (NTIS), Springfield, Virginia 22161. U.S. Department of Transportation Federal Aviation Administration NOTICE This document is disseminated under the sponsorship of the U.S. Department of Transportation in the interest of information exchange. The United States Government assumes no liability for the contents or use thereof. The United States Government does not endorse products or manufacturers. Trade or manufacturer's names appear herein solely because they are considered essential to the objective of this report. This document does not constitute FAA certification policy. Consult your local FAA aircraft certification office as to its use. This report is available at the Federal Aviation Administration William J. Hughes Technical Center’s Full-Text Technical Reports page: actlibrary.act.faa.gov in Adobe Acrobat portable document format (PDF). Technical Report Documentation Page 1. Report No. 2. Government Accession No. 3. Recipient's Catalog No. DOT/FAA/AR-08/55 4. Title and Subtitle 5. Report Date MICROPROCESSOR EVALUATIONS FOR SAFETY-CRITICAL, REAL-TIME February 2009 APPLICATIONS: AUTHORITY FOR EXPENDITURE NO. 43 PHASE 3 REPORT 6. Performing Organization Code 7. Author(s) 8. Performing Organization Report No. TAMU-CS-AVSI-72005 Rabi N. Mahapatra, Praveen Bhojwani, Jason Lee, and Yoonjin Kim 9. Performing Organization Name and Address 10. Work Unit No.
    [Show full text]
  • Présentation Powerpoint
    ADCSS – 2010 AGASSE section Beyond the Aurora Architecture for the new challenging applications. The Enhanced Avionics Architecture for the Exploration Missions. A. Tramutola – A. Martelli BSOOS Turin Corporate Communications 1 3 Nov.2010 ESTEC All rights reserved © 2010, Thales Alenia Space Presentation contents Aurora Avionic Architecture as starting point EXOMARS : Aurora implementation Major requirements for exploration mission EDL, RVD and ROVER functional architecure Common elements : communication bus and CPU CDMU : processor – coprocessor configuration Avionic Test Bench to support avionic design Conclusion Corporate Communications 2 3 Nov.2010 ESTEC All rights reserved © 2010, Thales Alenia Space Aurora Avionic Architecture as starting point RF to Ground TCS GNC EPS Command, Control and Data Handling RF short range Mission modules Corporate Communications 3 3 Nov.2010 ESTEC All rights reserved © 2010, Thales Alenia Space Aurora Avionic Architecture as starting point Main functions implemented in the Aurora Architecture are : • TM/TC Management, Storage Management and On-Board Time (OBT) Management needed for interface with ground or with other spacecraft • Thermal Management, Electrical Power Supply (EPS) Management for spacecraft TCS and EPS subsystem control • Spacecraft Modes Management (SCMG), AMM/ FDIR Management, Equipment Management which are the principal Data Handling function. They handle the on-board system through the different mission phases, define the level of autonomy, execute the mission timeline, the detection
    [Show full text]
  • Lessons from 30 Years of Flight Software
    Lessons from 30 Years of Flight Software David McComas NASA Goddard Space Flight Center Software Engineering Division Flight Software Systems Branch 1 9/22/15 Finding the Best Practices in R&D Software What is R&D? - R&D is developing new solutions for a specific problem domain Flight software at Goddard has two relationships with R&D - Part of the spacecraft and instruments that serve as tools for scientists to perform their R&D - Advance the state of technology in components with embedded processors and in the software technology itself This presentation looks back on 30 years of flight software development at the Goddard Space Flight Center observing trends and capturing lessons learned 2 My 30 Year Perspective 1.5 Years Line Management 29 Years Flight Projects 3 NASA Perspective Answering the “Big” questions EARTH - How is the global earth system changing? - How will the Earth system change in the future? HELIOPHYSICS - What causes the sun to vary? - How do the Earth and Heliosphere respond? - What are the impacts on humanity? PLANETS - How did the sun's family of planets and minor bodies originate? - How did the solar system evolve to its current diverse state? - How did life begin and evolve on Earth, and has it evolved elsewhere in the Solar System? - What are the characteristics of the Solar System that lead to the origins of life? ASTROPHYSICS - How does the Universe Work? - How did we get here? - Are we alone? To help answer these questions NASA builds spacecraft, vehicles and instruments with lots of software on board 4 Goddard Perspective NASA's Goddard Space Flight Center in Greenbelt, Maryland, is home to the nation's largest organization of scientists, engineers and technologists who build spacecraft, instruments and new technology to study Earth, the sun, our solar system and the universe.
    [Show full text]
  • Convex Optimization for Trajectory Generation Arxiv:2106.09125V1 [Math.OC] 16 Jun 2021
    Preprint Convex Optimization for Trajectory Generation A Tutorial On Generating Dynamically Feasible Trajectories Reliably And Efficiently Danylo Malyuta a,? , Taylor P. Reynolds a, Michael Szmuk a, Thomas Lew b, Riccardo Bonalli b, Marco Pavone b, and Behc¸et Ac¸ıkmes¸e a a William E. Boeing Department of Aeronautics and Astronautics, University of Washington, Seattle, WA 98195, USA b Department of Aeronautics and Astronautics, Stanford University, Stanford, CA 94305, USA Reliable and efficient trajectory generation methods are a fundamental need for autonomous dynamical systems of tomorrow. The goal of this article is to provide a comprehensive tutorial of three major con- vex optimization-based trajectory generation methods: lossless convexification (LCvx), and two sequential convex programming algorithms known as SCvx and GuSTO. In this article, trajectory generation is the computation of a dynamically feasible state and control signal that satisfies a set of constraints while opti- mizing key mission objectives. The trajectory generation problem is almost always nonconvex, which typ- ically means that it is not readily amenable to efficient and reliable solution onboard an autonomous ve- hicle. The three algorithms that we discuss use problem reformulation and a systematic algorithmic strat- egy to nonetheless solve nonconvex trajectory generation tasks through the use of a convex optimizer. The theoretical guarantees and computational speed offered by convex optimization have made the algo- rithms popular in both research and industry circles. To date, the list of applications include rocket land- ing, spacecraft hypersonic reentry, spacecraft rendezvous and docking, aerial motion planning for fixed- wing and quadrotor vehicles, robot motion planning, and more. Among these applications are high-profile rocket flights conducted by organizations like NASA, Masten Space Systems, SpaceX, and Blue Origin.
    [Show full text]
  • 2010 IEEE Radiation Effects Data Workshop
    2010 IEEE Radiation Effects Data Workshop Proceedings Denver, Colorado 19-23 July 2010 IEEE Catalog Number: CFP10422-PRT ISBN: 978-1-4244-8402-7 2010 IEEE Radiation Effects Data Workshop Copyright © 2010 by the Institute of Electrical and Electronic Engineers, Inc. All rights reserved. Copyright and Reprint Permissions Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923. For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved. IEEE Catalog Number: CFP10422-ART ISBN 13: 978-1-4244-8404-1 Printed copies of this publication are available from: Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400 Fax: (845) 758-2633 E-mail: [email protected] Produced by IEEE eXpress Conference Publishing For information on producing a conference proceedings and receiving an estimate, contact [email protected] http://www.ieee.org/conferencepublishing The Radiation Effects Data Workshop (REDW) is a session of the Nuclear and Space Radiation Effect Conference (NSREC) Technical Program. The workshop is held as a poster session that is documented by this Workshop Record Publication, which serves as a permanent archive of the REDW. Posters were presented during the 2010 NSREC held at the Sheraton Denver Downtown Hotel, Denver, Colorado, on July 21.
    [Show full text]
  • A Framework to Analyze Processor Architectures for Next-Generation On-Board Space Computing
    A Framework to Analyze Processor Architectures for Next-Generation On-Board Space Computing Tyler M. Lovelly, Donavon Bryan, Kevin Cheng, Rachel Kreynin, Alan D. George, Ann Gordon-Ross NSF Center for High-Performance Reconfigurable Computing (CHREC) Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA flovelly,donavon,cheng,kreynin,george,[email protected] Gabriel Mounce Air Force Research Laboratory (AFRL), Space Vehicles Directorate Kirtland Air Force Base, Albuquerque, NM, USA [email protected] Abstract— Due to harsh and inaccessible operating environ- lengthy, complex, and costly process, and since space mission ments, space computing presents many unique challenges with design typically requires lengthy development cycles, there respect to stringent power, reliability, and programmability con- is a large technological gap between commercial and space straints that limit on-board processing performance and mission processors that results in limited and outdated processor capabilities. However, the increasing need for real-time sensor selections for space missions. and autonomous processing, coupled with limited communica- tion bandwidth with ground stations, are increasing the demand for high-performance, on-board computing for next-generation While current space processors increasingly lag behind the space missions. Since currently available radiation-hardened capabilities of emerging commercial processors, computing space processors cannot satisfy this growing demand, research requirements for space missions are becoming more de- into various processor architectures is required to ensure that manding. Furthermore, improving sensor technology and potential new space processors are based on architectures that increasing mission data rates, problem sizes, and data types will best meet the computing needs of space missions.
    [Show full text]
  • Comparative Analysis of Space-Grade Processors
    COMPARATIVE ANALYSIS OF SPACE-GRADE PROCESSORS By TYLER MICHAEL LOVELLY A DISSERTATION PRESENTED TO THE GRADUATE SCHOOL OF THE UNIVERSITY OF FLORIDA IN PARTIAL FULFILLMENT OF THE REQUIREMENTS FOR THE DEGREE OF DOCTOR OF PHILOSOPHY UNIVERSITY OF FLORIDA 2017 © 2017 Tyler Michael Lovelly To my country ACKNOWLEDGMENTS This work was supported in part by the Industry/University Cooperative Research Center Program of the National Science Foundation under grant nos. IIP-1161022 and CNS-1738783, by the industry and government members of the NSF Center for High- Performance Reconfigurable Computing and the NSF Center for Space, High- Performance, and Resilient Computing, by the University of Southern California Information Sciences Institute for remote access to their systems, and by Xilinx and Microsemi for provided hardware and software. 4 TABLE OF CONTENTS page ACKNOWLEDGMENTS .................................................................................................. 4 LIST OF TABLES ............................................................................................................ 7 LIST OF FIGURES .......................................................................................................... 8 ABSTRACT ..................................................................................................................... 9 CHAPTER 1 INTRODUCTION .................................................................................................... 11 2 BACKGROUND AND RELATED RESEARCH ......................................................
    [Show full text]