DOCSLIB.ORG

Advanced RISC Computing (ARC) Specification

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Advanced RISC Computing (ARC) Specification Advanced RISC Computing Specification Version 1.2 1991, 1992 MIPS Technology Inc.—Printed in the United States of America. 2071 North Shoreline Blvd., Mountain View, California 94039-7311 U.S.A. All rights reserved. This product and related documentation is protected by copyright and distributed under licenses restricting its use, copying, distribution, and decompilation. No part of this product or related documentation may be reproduced in any form by any means without prior written authorization of MIPS and its licensors, if any. RESTRICTED RIGHTS LEGEND: Use, duplication, or disclosure by the United States government is subject to restrictions as set forth in DFARS 252.227-7013 (c)(1)(ii) and FAR 52.227-19. THE COPYRIGHT HOLDER DISCLAIMS ALL WARRANTIES OF MERCHANTABILITY AND FITNESS FOR USE, AND FURTHER DISCLAIMS ANY AND ALL DAMAGES ARISING FROM USE OF THIS SPECIFICATION INCLUDING BUT NOT LIMITED TO DIRECT, INDIRECT, CONSEQUENTIAL AND SPECIAL DAMAGES WHICH MAY ARISE FROM ANY USE OF THIS SPECIFICATION. THE USER OF THIS SPECIFICATION HEREBY AGREES TO HOLD THE COPYRIGHT HOLDER, ITS AGENTS, PREDECESSORS, ASSIGNS, AND SUCCESSORS HARMLESS FROM ANY DAMAGES, HOWEVER DENOMINATED, WHICH MAY ARISE FROM ITS USE OF THIS SPECIFICATION. THE TECHNICAL MATERIALS IN THIS SPECIFICATION MAY BE COVERED BY ONE OR MORE PATENTS. ACCESS TO THIS SPECIFICATION DOES NOT DIRECTLY, INDIRECTLY, OR BY IMPLICATION LICENSE ANY PATENTS WHICH COVER THE MATERIALS SET FORTH HEREIN. POSSESSION OF THIS SPECIFICATION DOES NOT AUTHORIZE USE OF THIS SPECIFICATION. THIS SPECIFICATION IS SUBJECT TO CHANGE WITHOUT NOTICE. NO REPRESENTATIONS, EXPRESS OR IMPLIED, BY IMPLICATION, ESTOPPEL OR OTHERWISE RESTRICT THE RIGHT TO CHANGE OR REVISE THIS SPECIFICATION. USER’S USE OF ANY PORTION OF THIS SPECIFICATION SHALL BE DEEMED TO BE AN ACCEPTANCE OF THE ABOVE DISCLAIMERS AND CONDITIONS OF USE. TRADEMARKS All other product names mentioned herein are the trademarks of their respective owners. 2 Table of Contents Preface ..........................................................................................................................11 1. Introduction to the ARC Specification ................................................................14 1.1 Covered By the ARC Specification..................................................................15 1.2 Covered By Addenda To The ARC Specification............................................16 1.3 Not Specified by the ARC Specification ..........................................................16 1.4 Conventions Used In the ARC Specification....................................................16 1.5 Conformance ....................................................................................................17 Part 1: Base Specification 2. System Architecture ..............................................................................................19 2.1 Architectural Working Statement .....................................................................19 2.2 System States....................................................................................................20 2.2.1 State Diagram............................................................................................20 2.3 Software Subsystems........................................................................................22 2.3.1 Application Software.................................................................................23 2.3.2 Operating System Software .......................................................................23 2.3.3 Hardware Abstraction Layer (HAL) Software .........................................23 2.3.4 Device Drivers ..........................................................................................24 2.3.5 Loader, Installer, and Independent Utility Software..................................24 2.4 Hardware Subsystems.......................................................................................25 2.4.1 Processing Subsystems..............................................................................25 2.4.2 Peripheral Attachment Subsystems ...........................................................25 2.5 Firmware ..........................................................................................................26 2.6 System Interface Definitions ............................................................................26 3 Contents 3. Platform Hardware ...............................................................................................27 3.1 System Configurations......................................................................................27 3.2 Server System Configuration............................................................................28 Consequences of Non-Compliance...................................................................29 3.2.1 Processor Unit...........................................................................................30 3.2.2 Floating Point Unit....................................................................................31 3.2.3 Cache.........................................................................................................31 3.2.4 Memory.....................................................................................................31 3.2.5 Timing Function Support ..........................................................................31 3.2.6 Real Time Clock........................................................................................32 3.2.7 System Timer ............................................................................................32 3.2.8 Console......................................................................................................32 3.2.9 CD-ROM...................................................................................................32 3.3 Desktop System Configuration.........................................................................32 3.3.1 Keyboard...................................................................................................32 Requirements....................................................................................................33 3.3.2 Pointing Device.........................................................................................33 Requirements....................................................................................................33 3.3.3 Video Subsystem.......................................................................................34 Requirements....................................................................................................34 3.3.4 Audio.........................................................................................................35 3.4 Optional Hardware ...........................................................................................37 3.4.1 Floppy Drive .............................................................................................37 3.4.2 Serial Ports ................................................................................................37 3.4.3 Parallel Port...............................................................................................38 3.4.4 SCSI Interface ...........................................................................................39 3.4.5 Network Interface......................................................................................40 Ethernet ............................................................................................................40 Token Ring.......................................................................................................40 3.5 Additional Hardware ........................................................................................41 3.6 Media Formats..................................................................................................41 3.6.1 Media Formats for System Load ...............................................................42 3.6.2 System Partition Formats ..........................................................................42 3.6.3 Diskettes (5 1/4-inch and 3 1/2 inch) ........................................................42 3.6.4 CD-ROM...................................................................................................43 3.6.5 Disk Storage Devices ................................................................................43 3.6.6 Network.....................................................................................................43 3.6.7 Data Interchange .......................................................................................44 3.7 Processing Subsystem.......................................................................................44 3.7.1 Related Consequences...............................................................................45 3.8 Peripheral Attachment Subsystems (I/O Bus) ..................................................46 3.8.1 Requirements.............................................................................................46 3.8.2 Related Consequences...............................................................................46 4 Contents 4. Platform Firmware................................................................................................47 4.1 Firmware Conventions......................................................................................47 4.1.1 Calling Procedures ....................................................................................47
Load more

Recommended publications
  • Beyond BIOS Developing with the Unified Extensible Firmware Interface
    Digital Edition Digital Editions of selected Intel Press books are in addition to and complement the printed books. Click the icon to access information on other essential books for Developers and IT Professionals Visit our website at www.intel.com/intelpress Beyond BIOS Developing with the Unified Extensible Firmware Interface Second Edition Vincent Zimmer Michael Rothman Suresh Marisetty Copyright © 2010 Intel Corporation. All rights reserved. ISBN 13 978-1-934053-29-4 This publication is designed to provide accurate and authoritative information in regard to the subject matter covered. It is sold with the understanding that the publisher is not engaged in professional services. If professional advice or other expert assistance is required, the services of a competent professional person should be sought. Intel Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights. Intel may make changes to specifications, product descriptions, and plans at any time, without notice. Fictitious names of companies, products, people, characters, and/or data mentioned herein are not intended to represent any real individual, company, product, or event. Intel products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications. Intel, the Intel logo, Celeron, Intel Centrino, Intel NetBurst, Intel Xeon, Itanium, Pentium, MMX, and VTune are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.
    [Show full text]
  • Field Programmable Gate Arrays with Hardwired Networks on Chip
    Field Programmable Gate Arrays with Hardwired Networks on Chip PROEFSCHRIFT ter verkrijging van de graad van doctor aan de Technische Universiteit Delft, op gezag van de Rector Magnificus prof. ir. K.C.A.M. Luyben, voorzitter van het College voor Promoties, in het openbaar te verdedigen op dinsdag 6 november 2012 om 15:00 uur door MUHAMMAD AQEEL WAHLAH Master of Science in Information Technology Pakistan Institute of Engineering and Applied Sciences (PIEAS) geboren te Lahore, Pakistan. Dit proefschrift is goedgekeurd door de promotor: Prof. dr. K.G.W. Goossens Copromotor: Dr. ir. J.S.S.M. Wong Samenstelling promotiecommissie: Rector Magnificus voorzitter Prof. dr. K.G.W. Goossens Technische Universiteit Eindhoven, promotor Dr. ir. J.S.S.M. Wong Technische Universiteit Delft, copromotor Prof. dr. S. Pillement Technical University of Nantes, France Prof. dr.-Ing. M. Hubner Ruhr-Universitat-Bochum, Germany Prof. dr. D. Stroobandt University of Gent, Belgium Prof. dr. K.L.M. Bertels Technische Universiteit Delft Prof. dr.ir. A.J. van der Veen Technische Universiteit Delft, reservelid ISBN: 978-94-6186-066-8 Keywords: Field Programmable Gate Arrays, Hardwired, Networks on Chip Copyright ⃝c 2012 Muhammad Aqeel Wahlah All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without permission of the author. Printed in The Netherlands Acknowledgments oday when I look back, I find it a very interesting journey filled with different emotions, i.e., joy and frustration, hope and despair, and T laughter and sadness.
    [Show full text]
  • Software Engineering a Abnormal End: Abend Abnormaal Einde De Beëindiging Van Een Proces Voordat Dat Proces Geheel Is Afgewerkt
    1 Verklarende terminologielijst voor de Software Engineering A abnormal end: abend abnormaal einde De beëindiging van een proces voordat dat proces geheel is afgewerkt. abort (to) afbreken Een proces afbreken voordat het volledig is afgewerkt. absolute address absoluut adres Een adres dat permanent aan een eenheid of geheugenplaats is toegewezen en dat de eenheid of de geheugenplaats identificeert zonder dat daarvoor een vertaling of berekening nodig is. absolute assembler absoluut assembleerprogramma Een assembleerprogramma dat uitsluitend absolute code genereert. absolute code absolute code Code waarin alle adressen absoluut zijn. absolute coding absolute codering Een coderingsmethode waarin gebruik wordt gemaakt van instructies die absolute adressen bevatten. absolute expression absolute uitdrukking Een uitdrukking voorafgaande aan het moment waarop het assembleren van een programma plaatsvindt. Dit moment wordt niet beïnvloed door het verplaatsen van het programma. Een absolute uitdrukking kan een absoluut adres in een assembleertaal weergeven. absolute instruction absolute instructie 1. Een instructie in de definitieve uitvoerbare vorm. 2. Een computerinstructie waarin alle adressen uit absolute adressen bestaan. absolute loader absoluut laadprogramma Een programma dat een ander programma in het hoofdgeheugen kan plaatsen. Dit begint bij het initiële adres dat aan de code door het assembleerprogramma of de compiler is toegewezen en dat de adressen in de code niet verder wijzigt of aanpast. absolute load module absolute laadmodule 2 Een combinatie van werkmodules die op een gespecificeerd adres in het werkgeheugen wordt uitgevoerd. absolute machine code absolute machinecode Machinecode die steeds in vaste geheugenplaatsen moet worden geladen en niet mag worden verplaatst. Dit in tegenstelling tot verplaatsbare machinecode. absolute pathname absolute padnaam Een padnaam die de informatie bevat over de wijze waarop een bestand kan worden gevonden.
    [Show full text]
  • RTEMS CPU Supplement Documentation Release 4.11.3 ©Copyright 2016, RTEMS Project (Built 15Th February 2018)
    RTEMS CPU Supplement Documentation Release 4.11.3 ©Copyright 2016, RTEMS Project (built 15th February 2018) CONTENTS I RTEMS CPU Architecture Supplement1 1 Preface 5 2 Port Specific Information7 2.1 CPU Model Dependent Features...........................8 2.1.1 CPU Model Name...............................8 2.1.2 Floating Point Unit..............................8 2.2 Multilibs........................................9 2.3 Calling Conventions.................................. 10 2.3.1 Calling Mechanism.............................. 10 2.3.2 Register Usage................................. 10 2.3.3 Parameter Passing............................... 10 2.3.4 User-Provided Routines............................ 10 2.4 Memory Model..................................... 11 2.4.1 Flat Memory Model.............................. 11 2.5 Interrupt Processing.................................. 12 2.5.1 Vectoring of an Interrupt Handler...................... 12 2.5.2 Interrupt Levels................................ 12 2.5.3 Disabling of Interrupts by RTEMS...................... 12 2.6 Default Fatal Error Processing............................. 14 2.7 Symmetric Multiprocessing.............................. 15 2.8 Thread-Local Storage................................. 16 2.9 CPU counter...................................... 17 2.10 Interrupt Profiling................................... 18 2.11 Board Support Packages................................ 19 2.11.1 System Reset................................. 19 3 ARM Specific Information 21 3.1 CPU Model Dependent Features..........................
    [Show full text]
  • IT Acronyms.Docx
    List of computing and IT abbreviations /.—Slashdot 1GL—First-Generation Programming Language 1NF—First Normal Form 10B2—10BASE-2 10B5—10BASE-5 10B-F—10BASE-F 10B-FB—10BASE-FB 10B-FL—10BASE-FL 10B-FP—10BASE-FP 10B-T—10BASE-T 100B-FX—100BASE-FX 100B-T—100BASE-T 100B-TX—100BASE-TX 100BVG—100BASE-VG 286—Intel 80286 processor 2B1Q—2 Binary 1 Quaternary 2GL—Second-Generation Programming Language 2NF—Second Normal Form 3GL—Third-Generation Programming Language 3NF—Third Normal Form 386—Intel 80386 processor 1 486—Intel 80486 processor 4B5BLF—4 Byte 5 Byte Local Fiber 4GL—Fourth-Generation Programming Language 4NF—Fourth Normal Form 5GL—Fifth-Generation Programming Language 5NF—Fifth Normal Form 6NF—Sixth Normal Form 8B10BLF—8 Byte 10 Byte Local Fiber A AAT—Average Access Time AA—Anti-Aliasing AAA—Authentication Authorization, Accounting AABB—Axis Aligned Bounding Box AAC—Advanced Audio Coding AAL—ATM Adaptation Layer AALC—ATM Adaptation Layer Connection AARP—AppleTalk Address Resolution Protocol ABCL—Actor-Based Concurrent Language ABI—Application Binary Interface ABM—Asynchronous Balanced Mode ABR—Area Border Router ABR—Auto Baud-Rate detection ABR—Available Bitrate 2 ABR—Average Bitrate AC—Acoustic Coupler AC—Alternating Current ACD—Automatic Call Distributor ACE—Advanced Computing Environment ACF NCP—Advanced Communications Function—Network Control Program ACID—Atomicity Consistency Isolation Durability ACK—ACKnowledgement ACK—Amsterdam Compiler Kit ACL—Access Control List ACL—Active Current
    [Show full text]
  • The Cortex-M Series: Hardware and Software
    The Cortex-M Chapter Series: Hardware 2 and Software Introduction In this chapter the real-time DSP platform of primary focus for the course, the Cortex M4, will be introduced and explained. in terms of hardware, software, and development environments. Beginning topics include: • ARM Architectures and Processors – What is ARM Architecture – ARM Processor Families – ARM Cortex-M Series – Cortex-M4 Processor – ARM Processor vs. ARM Architectures • ARM Cortex-M4 Processor – Cortex-M4 Processor Overview – Cortex-M4 Block Diagram – Cortex-M4 Registers ECE 5655/4655 Real-Time DSP 2–1 Chapter 2 • The Cortex-M Series: Hardware and Software What is ARM Architecture • ARM architecture is a family of RISC-based processor archi- tectures – Well-known for its power efficiency; – Hence widely used in mobile devices, such as smart phones and tablets – Designed and licensed to a wide eco-system by ARM • ARM Holdings – The company designs ARM-based processors; – Does not manufacture, but licenses designs to semiconduc- tor partners who add their own Intellectual Property (IP) on top of ARM’s IP, fabricate and sell to customers; – Also offer other IP apart from processors, such as physical IPs, interconnect IPs, graphics cores, and development tools 2–2 ECE 5655/4655 Real-Time DSP ARM Processor Families ARM Processor Families • Cortex-A series (Application) Cortex-A57 Cortex-A53 – High performance processors Cortex-A15 Cortex-A9 Cortex-A Cortex-A8 capable of full Operating Sys- Cortex-A7 Cortex-A5 tem (OS) support; Cortex-R7 Cortex-R5 Cortex-R – Applications include smart- Cortex-R4 Cortex-M4 New!: Cortex-M7, Cortex-M33 phones, digital TV, smart Cortex-M3 Cortex-M1 Cortex-M Cortex-M0+ books, home gateways etc.
    [Show full text]
  • Accelerated V2X Provisioning with Extensible Processor Platform
    Accelerated V2X provisioning with Extensible Processor Platform Henrique S. Ogawa1, Thomas E. Luther1, Jefferson E. Ricardini1, Helmiton Cunha1, Marcos Simplicio Jr.2, Diego F. Aranha3, Ruud Derwig4 and Harsh Kupwade-Patil1 1 America R&D Center (ARC), LG Electronics US Inc. {henrique1.ogawa,thomas.luther,jefferson1.ricardini,helmiton1.cunha}@lge.com [email protected] 2 University of Sao Paulo, Brazil [email protected] 3 Aarhus University, Denmark [email protected] 4 Synopsys Inc., Netherlands [email protected] Abstract. With the burgeoning Vehicle-to-Everything (V2X) communication, security and privacy concerns are paramount. Such concerns are usually mitigated by combining cryptographic mechanisms with a suitable key management architecture. However, cryptographic operations may be quite resource-intensive, placing a considerable burden on the vehicle’s V2X computing unit. To assuage this issue, it is reasonable to use hardware acceleration for common cryptographic primitives, such as block ciphers, digital signature schemes, and key exchange protocols. In this scenario, custom extension instructions can be a plausible option, since they achieve fine-tuned hardware acceleration with a low to moderate logic overhead, while also reducing code size. In this article, we apply this method along with dual-data memory banks for the hardware acceleration of the PRESENT block cipher, as well as for the F2255−19 finite field arithmetic employed in cryptographic primitives based on Curve25519 (e.g., EdDSA and X25519). As a result, when compared with a state-of-the-art software-optimized implementation, the performance of PRESENT is improved by a factor of 17 to 34 and code size is reduced by 70%, with only a 4.37% increase in FPGA logic overhead.
    [Show full text]
  • Certif Ication Handbook
    Certification Handbook EXAM FC0-U51 TM TM CompTIA® IT Fundamentals™ (Exam FC0-U51) CompTIA® IT Fundamentals™ (Exam FC0-U51) 2 Chapter # | Name of chapter CompTIA® IT Fundamentals™ (Exam FC0-U51) CompTIA® IT Fundamentals™ (Exam FC0-U51) Part Number: 099004 Course Edition: 1.0 Acknowledgements We wish to thank the following project team for their contributions to the development of this certification study guide: Pamela J. Taylor, Laurie A. Perry, Gail Sandler, Jason Nufryk, Alex Tong, and Catherine M. Albano. Notices DISCLAIMER While CompTIA Properties, LLC takes care to ensure the accuracy and quality of these materials, we cannot guarantee their ac- curacy, and all materials are provided without any warranty whatsoever, including, but not limited to, the implied warranties of merchantability or fitness for a particular purpose. The name used in the data files for this course is that of a fictitious com- pany. Any resemblance to current or future companies is purely coincidental. We do not believe we have used anyone’s name in creating this course, but if we have, please notify us and we will change the name in the next revision of the course. Use of screenshots, photographs of another entity’s products, or another entity’s product name or service in this book is for edito- rial purposes only. No such use should be construed to imply sponsorship or endorsement of the book by, nor any affiliation of such entity with CompTIA Properties, LLC. This courseware may contain links to sites on the internet that are owned and operated by third parties (the “External Sites”).
    [Show full text]
  • The Past and Future of FPGA Soft Processors
    The Past and Future of FPGA Soft Processors Jan Gray Gray Research LLC [email protected] ReConFig 2014 Keynote 9 Dec 2014 Copyright © 2014, Gray Research LLC. Licensed under Creative Commons Attribution 4.0 International (CC BY 4.0) license. http://creativecommons.org/licenses/by/4.0/ In Celebration of Soft Processors • Looking back • Interlude: “old school” soft processor, revisited • Looking ahead 9 Dec 2014 ReConFig 2014 2 New Engines Bring New Design Eras 9 Dec 2014 ReConFig 2014 3 1. EARLY DAYS 9 Dec 2014 ReConFig 2014 4 1985-1990: Prehistory • XC2000, XC3000: not quite up to the job – Early multi-FPGA coprocessors – ~8-bit MISCs 9 Dec 2014 ReConFig 2014 5 1991: XC4000 9 Dec 2014 ReConFig 2014 6 1991: RISC4005 [P. Freidin] • The first monolithic general purpose FPGA CPU • “FPGA Devices: 1 Xilinx XC4005 ... On-board RAM: 64K Words (16 bit words) Notes: A 16 bit RISC processor that requires 75% of an XC4005, 16 general registers, 4 stage pipeline, 20 MHz. Can be integrated with peripherals on 1 FPGA, and ISET can be extended. … Includes a macro assembler, gate level simulator, ANSI C compiler, and a debug monitor.” [Steve Guccione: List of FPGA-based Computing Machines, http://www.cmpware.com/io.com/guccione/HW_list.html] Freidin Photos: Photos: Philip 9 Dec 2014 ReConFig 2014 7 1994-95: Gathering Steam • Communities: FCCM, comp.arch.fpga [http://fpga-faq.org/archives/index.html] • Research, commercial interest – OneChip, V6502 9 Dec 2014 ReConFig 2014 8 1995: J32 • 32-bit RISC + “SoC” • Integer only • 33 MHz ÷ 2φ • 4-stage pipeline •
    [Show full text]
  • Embedded Design Handbook
    Embedded Design Handbook Subscribe EDH | 2020.07.22 Send Feedback Latest document on the web: PDF | HTML Contents Contents 1. Introduction................................................................................................................... 6 1.1. Document Revision History for Embedded Design Handbook........................................ 6 2. First Time Designer's Guide............................................................................................ 8 2.1. FPGAs and Soft-Core Processors.............................................................................. 8 2.2. Embedded System Design...................................................................................... 9 2.3. Embedded Design Resources................................................................................. 11 2.3.1. Intel Embedded Support........................................................................... 11 2.3.2. Intel Embedded Training........................................................................... 11 2.3.3. Intel Embedded Documentation................................................................. 12 2.3.4. Third Party Intellectual Property.................................................................12 2.4. Intel Embedded Glossary...................................................................................... 13 2.5. First Time Designer's Guide Revision History............................................................14 3. Hardware System Design with Intel Quartus Prime and Platform Designer.................
    [Show full text]
  • Profiling Nios II Systems
    Profiling Nios II Systems AN-391-3.0 Application Note This application note describes the methods to measure the performance of a Nios® II system with the GNU profiler (nios2-elf-gprof), the performance counter component, and the timestamp interval timer component. This application note also includes two tutorials to measure performance in the Altera® Nios II Software Build Tools (SBT) development flow. Requirements You must be familiar with the Nios II SBT development flow for Nios II systems, including the Quartus® II software and Qsys to use the tutorials. Obtaining the Hardware Design The tutorials in this application note work with the Nios II Ethernet Standard Design Example. To use the design example, unzip the .zip for your development kit to a working directory on your system. 1 This application note refers the software example directory as <project_directory>. Obtaining the Software Examples To obtain the software examples for this application note, follow these steps: 1. Download the profiler_software_examples.zip. 2. Unzip the profiler_software_examples.zip to <project_directory> in your system. 1 This application note refers the directory as <profiler_software_examples>. © 2011 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX are Reg. U.S. Pat. & Tm. Off. and/or trademarks of Altera Corporation in the U.S. and other countries. All other trademarks and service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in 101 Innovation Drive accordance with Altera’s standard warranty, but reserves the right to make changes to any products and services at any time without notice.
    [Show full text]
  • PC 97 Hardware Design Guide Provide Guidelines for Designing PC Systems That Best Run Windows 95 and Windows NT
    Part 1 — Basic Design Issues C H A P T E R 1 PC 97 Design Issues “PC 97” represents the collection of PC system definitions and bus and device design requirements that make up the next generation of guidelines for the “Designed for Microsoft Windows” logo. This chapter introduces the PC 97 design issues for computer systems that run the Microsoft Windows family of operating systems for x86-based PCs and that run Windows NT on the RISC-based processor platform. For more information about design issues related to the OnNow design initiative and Win32 Driver Model, see the “OnNow and WDM for PC 97” chapter. Important The system requirements defined in PC 97 Hardware Design Guide provide guidelines for designing PC systems that best run Windows 95 and Windows NT. These design requirements are not related to the basic system requirements for running a Windows operating system. For information about the basic system requirements for running Windows 95 and Windows NT, see: http://www.microsoft.com/windows/mix/ Contents Evolving the PC Platform ........................... ................. 2 Logo Program at Microsoft for Hardware . .................... 3 Designing PCs for Windows 95 and Windows NT . ................... 5 Designing with New Bus and Device Support . .................... 6 SIPC and Designing for Ease of Use. .................... 7 Plug and Play and Designing for Extensibility . ........................ 9 Designing for x86-based and RISC-based PCs. .................... 11 References for PC 97 Design Issues . ................... 13 2 PC 97 Design — Part 1 Basic Design Issues Evolving the PC Platform Every member of the PC industry has an important business goal that involves growing the PC market among business and home users.
    [Show full text]