DOCSLIB.ORG

The Design Philosophy of a Small Electronic Automatic

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
The Design Philosophy of a Small Electronic Automatic THE DESIGN PHILOSOPHY OF A SMALL ELECTRONIC AUTOMATIC DIGITAL COMPUTER Thesis Presented for the Degree of Doctor of Philosophy By Paiil A.V. Thomas, B.Sc. (Eng.) June. 1961 ProQuest Number: 13850774 All rights reserved INFORMATION TO ALL USERS The quality of this reproduction is dependent upon the quality of the copy submitted. In the unlikely event that the author did not send a com plete manuscript and there are missing pages, these will be noted. Also, if material had to be removed, a note will indicate the deletion. uest ProQuest 13850774 Published by ProQuest LLC(2019). Copyright of the Dissertation is held by the Author. All rights reserved. This work is protected against unauthorized copying under Title 17, United States C ode Microform Edition © ProQuest LLC. ProQuest LLC. 789 East Eisenhower Parkway P.O. Box 1346 Ann Arbor, Ml 48106- 1346 CONTENTS Page No. 1. Introduction 1 2. The History of Automatic Digital Computers 3 2.1 The Mechanical Era 3 2.1.1 Charles Babbage and his Difference Engine U 2.1.2 Babbage's Analytical Engine 6 2.2 'Die Electromechanical Era 9 2.3 The Electronic Era 12 3. Computer Basic Units 20 3*1 Storage Elements 21 3.2 Main Storage 22 3.2.1 The Ultrasonic Delay line Store 22 3.2.2 Ihe Magnetic Drum Store 23 3.2.3 The Magnetic Core Store 23 3.2.U Magnetic Storage Cost 2h 3.3 Temporary Storage 2S> 3 .3 .1 Main S tore 'fypes 26 3.3.2 Bistable Units 27 3 .I* Control Gates 30 Page No, U• Valve Computer 32 U.l General Requirements 32 U.2 Word Length 33 14. 2 .1 Number Form 33 U .2.2 In stru c tio n Form 3U U.3 Size or the Main Store 37 I4.I4 The Arithmetic Unit 38 U.5 Operation Timing 39 I4.6 Input-Output Facilities I 4I U.7 Final Arrangements U2 5. Transistor Computer. General Considerations U5 5*1 Historical Development U5 5.2 Size or Computer 50 5.3 Speed of Operation 5U 5.3.1 Minimum Timing of Operations 55 5.U Order Code £8 5. U.l Multiplication 58 5.U.2 Division 61 5.U.3 Shift Operations 63 5.U.U Normalise Operation 63 5.U.5 Input-Output Operations 65 5.U.6 Modify Orders 67 5 .U.7 Jump In stru c tio n s 67 5.U.8 Stops 68 5.5 Initial Orders 69 Page No. 6. Transistor Computer* Logical Design, 71 6 .1 General 71 6.2 Basic Timing 71 6.3 Basic Instruction Period 73 6.U Basic Operation Period 7k 6,5 L-Register Operations 77 6,6 Multipli cation 78 6.7 D ivision 82 6.8 Shirt Operations 8U 6.9 Normalise Operation 86 6.10 Input and Output Operations 91 6.11 Modify Orders 96 6.12 Jump In stru c tio n s 97 6.13 Starting Procedure 98 6.11* Stopping Precautions 100 6.1U.1 Causes of Stopping 100 Transistor Computer. Engineering Design 101* 7.1 Gates 10h 7.2 Logical Units 107 7.3 Bistable Unit 109 7.3.1 Steady State Stability 111 7.3.2 Transient Analysis 112 7.3.3 Transient Analysis Experiments 117 7.3.U Effects of the Circuit Parameters 119 7.3.5 Transistor Parameters 123 7.3.6 Conclusions 225 Page No. 7.1* Counters 126 7*5 R eg isters 126 7*6 Main S tore 229 7.7 Initial Order Store 130 8. Conclusions 332 9 . Bibliography 136 10. Appendices: 11*3 Appendix I - Glossary 11*3 Appendix I I - Symbols 150 Appendix III — Valve Computer Order Code 152 Appendix IV - Transistor Computer Order Code 151* Appendix V - Initial Orders l£9 Appendix VI - Dialling Subroutine 166 Appendix VII - Reprint of Reference 56 168 1 1* Introduction The Thesis being submitted is an account of the development of a small electronic digital computer which began during the summer of 1956, after the Author had attended the Convention on D ig ita l Computer Techniques (April 1956) held under the auspices Of the Institution of Electrical Ehgineers* At this meeting i t was suggested, during one of the many discussions, that one of th e problems was to in stil an understanding of digital computers into the engineering world, starting right back at the students in the Universities and Technical Colleges* With these thoughts in mind, the Author approached the late Professor B* Hague with the idea or developing simple analogue and digital computers, primarily xor teaching students both how to use them and also, in the case of studmts of electrical engineering, their basic design, Ihe idea was received enthusiastically and a Grant was made av a ila b le to develop the two machines* Though the work: was begun in 195©, whoa a rough scheme was drafted in order to obtain a Grant, the sain part oi the work was not started until two years later, the intervening period having been devoted to the development of the analogue computer. this, in fact, proved to be a fortunate 'decision, as it enabled the Author to take advantage ci rapfaiy falling prices of transistors during the two years in stead of using thendumic valves, as originally intended, •;"5he 2 - The Thesis concerns itself with the development of the Digital Computer only, in particular with the special problem of providing a flexible machine as comparable as possible with modern design and techniques and yet keeping the cost to a low value. In order to do this, in the final design, considerable time was devoted to the overall logical design and to analytical and experimental investigation of some of the basic units in order to achieve a maximum operating speed with essaitially low frequency components, Die Author wishes to acknowledge the support and encouragement given to him by the late Professor B. Hague and to thank Dr. A.J. Small for permission to use the facilities in the Electrical Ehgineering Laboratories, He also wishes to thank Dr. D,C. Gilles and his staff in the Computing Laboratory for their help, and Messrs. Barr & Stroud Ltd. for their help, in particular with regard to the construction of the final machine. - 3 - 2. History of Automatic Digital Computers 2.1 The Mechanical Era The earliest known form of digital calculator was the Abacus which dates back several thousands of years, though s till in use in Japan today and, it is said, was introduced into Europe about a thousand years ago by Gerber, who later became Pope Sylvester This was followed considerably later (about 1630) by ttNapier,s Bones11 as they were called, which were a system of numbered rods used as an aid to computation devised by John Napier of Napierian Logarithm fame^. The first mechanised digital calculator was not built for a further 12 years, when Blaise Pascal produced his calculating machine, which incorporated ten position wheels for each decade and, more important, included automatic carry from one decade to the next^. Finally, in 1673, Leibnitz produced a machine in which multiplication was automatically carried out by the process of „ bU continued addition”. However, none of th ese machines was autom atic and, though there was considerable development of these machines in the form of desk calculators, as they have come to be called, there was no further /development A References to individual articles are given by a number whereas references to a book are given by a book reference letter followed by the relevant page number; thus reference BU refers to page U of book reference B (see bibliography). - it - development towards an automatic machine until the 19th century, when Charles Babbage, a Cambridge mathematician, laid down the principles or the modem automatic calculating machines when he designed, but unfortunately never built, his "Analytical Ehgine". It seems only fair, therefore, to devote a few lines to this genius, without whom the modem computers might not eadLst. 2.1.1 Charles Babbage and his Difference Engine Charles Babbage was bom in Devonshire in 1792 and went up to Cambridge in 1810 to study mathematics. However, he was so much ahead of his time that he eventually refused to take the Mathematics Tripos, though this did not prevent him from eventually becoming the Lucasian P rofessor of Mathematics®*^ (1828 - 1839) • In the intervening years he, together with George Peacock and John Herschel, founded the Analytical Society and it was in the Society Booms that Babbage, in 1812, first produced his ideas for a computing machine. At the time, the French Government were producing new tables of logarithms, the bulk of the labour force, numbering about 80, carrying out the actual calculations of interpolation involving the operations of addition and subtraction. Babbage proposed to replace these human computers by a machine, the Difference Engine, for which a very able account is given in the "Edinburgh Review" of July In 1822 he constructed and demonstrated a small working model, which would tabulate to 8 decimals, a function whose second differences were / constant - 5> - Wk ^ . BB7 , constant and produced figures at the rate of kh a minute • This was received with such enthusiasm that the British Government agreed to give financial support to the construction of a larger machine, the Difference Ehgine; this machine was to work to an accuracy of 20 decimals and sixth-order differences and also to print out automatically the results to avoid errors of transcription, Die machine was never completed, due mainly to the lack of precision equipment to manufacture component parts and the work was stopped in 1833, the Government finally abandoning the project in 18142, Die most important problem that Babbage solved in this design was a method of simultaneous operation of all "carries11, thereby speeding up the propagation of "carry over" in addition from one end of a twenty-digit number to the other, changing a whole BIO series of nines to zeros, - a slow process • The modem equivalent to this is in use today in all parallel computers.
Load more

Recommended publications
  • Nanotechnology ? Nram (Nano Random Access
    International Journal Of Engineering Research and Technology (IJERT) IFET-2014 Conference Proceedings INTERFACE ECE T14 INTRACT – INNOVATE - INSPIRE NANOTECHNOLOGY – NRAM (NANO RANDOM ACCESS MEMORY) RANJITHA. T, SANDHYA. R GOVERNMENT COLLEGE OF TECHNOLOGY, COIMBATORE 13. containing elements, nanotubes, are so small, NRAM technology will Abstract— NRAM (Nano Random Access Memory), is one of achieve very high memory densities: at least 10-100 times our current the important applications of nanotechnology. This paper has best. NRAM will operate electromechanically rather than just been prepared to cull out answers for the following crucial electrically, setting it apart from other memory technologies as a questions: nonvolatile form of memory, meaning data will be retained even What is NRAM? when the power is turned off. The creators of the technology claim it What is the need of it? has the advantages of all the best memory technologies with none of How can it be made possible? the disadvantages, setting it up to be the universal medium for What is the principle and technology involved in NRAM? memory in the future. What are the advantages and features of NRAM? The world is longing for all the things it can use within its TECHNOLOGY palm. As a result nanotechnology is taking its head in the world. Nantero's technology is based on a well-known effect in carbon Much of the electronic gadgets are reduced in size and increased nanotubes where crossed nanotubes on a flat surface can either be in efficiency by the nanotechnology. The memory storage devices touching or slightly separated in the vertical direction (normal to the are somewhat large in size due to the materials used for their substrate) due to Van der Waal's interactions.
    [Show full text]
  • Technical Details of the Elliott 152 and 153
    Appendix 1 Technical Details of the Elliott 152 and 153 Introduction The Elliott 152 computer was part of the Admiralty’s MRS5 (medium range system 5) naval gunnery project, described in Chap. 2. The Elliott 153 computer, also known as the D/F (direction-finding) computer, was built for GCHQ and the Admiralty as described in Chap. 3. The information in this appendix is intended to supplement the overall descriptions of the machines as given in Chaps. 2 and 3. A1.1 The Elliott 152 Work on the MRS5 contract at Borehamwood began in October 1946 and was essen- tially finished in 1950. Novel target-tracking radar was at the heart of the project, the radar being synchronized to the computer’s clock. In his enthusiasm for perfecting the radar technology, John Coales seems to have spent little time on what we would now call an overall systems design. When Harry Carpenter joined the staff of the Computing Division at Borehamwood on 1 January 1949, he recalls that nobody had yet defined the way in which the control program, running on the 152 computer, would interface with guns and radar. Furthermore, nobody yet appeared to be working on the computational algorithms necessary for three-dimensional trajectory predic- tion. As for the guns that the MRS5 system was intended to control, not even the basic ballistics parameters seemed to be known with any accuracy at Borehamwood [1, 2]. A1.1.1 Communication and Data-Rate The physical separation, between radar in the Borehamwood car park and digital computer in the laboratory, necessitated an interconnecting cable of about 150 m in length.
    [Show full text]
  • Solid State Drives Data Reliability and Lifetime
    Solid State Drives Data Reliability and Lifetime White Paper Alan R. Olson & Denis J. Langlois April 7, 2008 Abstract The explosion of flash memory technology has dramatically increased storage capacity and decreased the cost of non-volatile semiconductor memory. The technology has fueled the proliferation of USB flash drives and is now poised to replace magnetic hard disks in some applications. A solid state drive (SSD) is a non-volatile memory system that emulates a magnetic hard disk drive (HDD). SSDs do not contain any moving parts, however, and depend on flash memory chips to store data. With proper design, an SSD is able to provide high data transfer rates, low access time, improved tolerance to shock and vibration, and reduced power consumption. For some applications, the improved performance and durability outweigh the higher cost of an SSD relative to an HDD. Using flash memory as a hard disk replacement is not without challenges. The nano-scale of the memory cell is pushing the limits of semiconductor physics. Extremely thin insulating glass layers are necessary for proper operation of the memory cells. These layers are subjected to stressful temperatures and voltages, and their insulating properties deteriorate over time. Quite simply, flash memory can wear out. Fortunately, the wear-out physics are well understood and data management strategies are used to compensate for the limited lifetime of flash memory. Floating Gate Flash Memory Cells Flash memory was invented by Dr. Fujio Masuoka while working for Toshiba in 1984. The name "flash" was suggested because the process of erasing the memory contents reminded him of the flash of a camera.
    [Show full text]
  • Embedded DRAM
    Embedded DRAM Raviprasad Kuloor Semiconductor Research and Development Centre, Bangalore IBM Systems and Technology Group DRAM Topics Introduction to memory DRAM basics and bitcell array eDRAM operational details (case study) Noise concerns Wordline driver (WLDRV) and level translators (LT) Challenges in eDRAM Understanding Timing diagram – An example References Slide 1 Acknowledgement • John Barth, IBM SRDC for most of the slides content • Madabusi Govindarajan • Subramanian S. Iyer • Many Others Slide 2 Topics Introduction to memory DRAM basics and bitcell array eDRAM operational details (case study) Noise concerns Wordline driver (WLDRV) and level translators (LT) Challenges in eDRAM Understanding Timing diagram – An example Slide 3 Memory Classification revisited Slide 4 Motivation for a memory hierarchy – infinite memory Memory store Processor Infinitely fast Infinitely large Cycles per Instruction Number of processor clock cycles (CPI) = required per instruction CPI[ ∞ cache] Finite memory speed Memory store Processor Finite speed Infinite size CPI = CPI[∞ cache] + FCP Finite cache penalty Locality of reference – spatial and temporal Temporal If you access something now you’ll need it again soon e.g: Loops Spatial If you accessed something you’ll also need its neighbor e.g: Arrays Exploit this to divide memory into hierarchy Hit L2 L1 (Slow) Processor Miss (Fast) Hit Register Cache size impacts cycles-per-instruction Access rate reduces Slower memory is sufficient Cache size impacts cycles-per-instruction For a 5GHz
    [Show full text]
  • Chapter 1 Computer Basics
    Chapter 1 Computer Basics 1.1 History of the Computer A computer is a complex piece of machinery made up of many parts, each of which can be considered a separate invention. abacus Ⅰ. Prehistory /ˈæbəkəs/ n. 算盘 The abacus, which is a simple counting aid, might have been invented in Babylonia(now Iraq) in the fourth century BC. It should be the ancestor of the modern digital calculator. Figure 1.1 Abacus Wilhelm Schickard built the first mechanical calculator in 1623. It can loom work with six digits and carry digits across columns. It works, but never /lu:m/ makes it beyond the prototype stage. n. 织布机 Blaise Pascal built a mechanical calculator, with the capacity for eight digits. However, it had trouble carrying and its gears tend to jam. punch cards Joseph-Marie Jacquard invents an automatic loom controlled by punch 穿孔卡片 cards. Difference Engine Charles Babbage conceived of a Difference Engine in 1820. It was a 差分机 massive steam-powered mechanical calculator designed to print astronomical tables. He attempted to build it over the course of the next 20 years, only to have the project cancelled by the British government in 1842. 1 新编计算机专业英语 Analytical Engine Babbage’s next idea was the Analytical Engine-a mechanical computer which 解析机（早期的机 could solve any mathematical problem. It used punch-cards similar to those used 械通用计算机） by the Jacquard loom and could perform simple conditional operations. countess Augusta Ada Byron, the countess of Lovelace, met Babbage in 1833. She /ˈkaʊntɪs/ described the Analytical Engine as weaving “algebraic patterns just as the n.
    [Show full text]
  • TX-0 Computer After 10,000 Hours of Operation", L
    tX If ,@8s~~~I 17A .:~- I-:· aTg Dc''n'_ !-41 2 . LK - ! v M IT6u i ~~6:illn -jW-~ 4 1 2 The RESEARCH LABORATORY of ELECTRONICS at the MASSACHUSETTS INSTITUTE OF TECHNOLOGY CAMBRIDGE, MASSACHUSETTS 02139 TX-O Computer History John A. McKenzie RLE Technical Report No. 627 June 1999 MASSACHUSETTS INSTITUTE OF TECHNOLOGY RESEARCH LABORATORY OF ELECTRONICS CAMBRIDGE, MASSACHUSETTS 02139 TX-O COMPUTER HISTORY John A. McKenzie October 1, 1974 TX-O COMPUTER HISTORY OUTLINE ABSTRA CT PART I (at LINCOLN ABORATORY) INTRODUCTION 1 DESCRIPTION 2 LOGIC 4 CIRCUITRY 5 MARGINAL CHECKING 6 TRANSISTORS MEMORY (S Memory) SOFTWARE (Initial) 9 TX-2 10 TRANSISTORIZED MEMORY (T Memory) 11 POWER CONTROL 12 IN-OUT RACK 13 CONSOLE 13 PART II (at CAMBRIDGE) INTRODUCTION 14 MOVE to CAMBRIDGE 15 EXTENDED INPUT/OUTPUT FACILITY, Addition of 16 FIRST YEAR at CAMBRIDGE 18 MODE of OPERATION 19 MACHINE EXPANSION PHASE 20 T-MEMORY EXPANSION 21 ORDER CODE ENLARGEMENT 22 DIGITAL MAGNETIC TAPE SYSTEM 24 SOFTWARE DEVELOPMENT 25 APPLICATIONS 29 TIMESHARING (PDP-1) 34 CONCLUSION 34 A CKNOWLEDGEMENT 35 BIBLIOGRAPHY TX-O COMPUTER HISTORY A BSTRA CT The TX-O Computer (meaning the Zeroth Transistorized Computer) was designed and constructed, in 1956, by the Lincoln Laboratory of the Massachusetts Institute of Tech- nology, with two purposes in mind. One objective was to test and evaluate the use of transistors as the logical elements of a high-speed, 5 MHz, general-purpose, stored-program, parallel, digital computer. The second purpose was to provide means for testing a large capacity (65,536 word) magnetic-core memory.
    [Show full text]
  • Symmetrical Transistor Logic A
    switching circuits by a substantially- age requirements. The total cost using 2. HIGH SPEED TRANSISTOR COMPUTER CIR­ CUITS, S. Y. Wong;, A. K. Rapp. IRE-AIEE smaller number of components and con­ DCTL is comparable with other tech­ Transistor Circuits Conference, Phila., Pa., Feb. nections, and by extremely-low power niques, because the tightly specified 1956. (Not published.) consumption. Circuit simplicity and low 3. HIGH-TEMPERATURE SILICON-TRANSISTOR COM­ transistor eliminates considerable com­ PUTER CIRCUITS, James B. Angell. Proceed­ dissipation are obtained at the price of plexity in system design and manufac­ ings of the Eastern • Joint Computer Conference, AIEE Special Publication T-92, Dec. 10-12, 1956, limited gain, small voltage swings, and a ture. pp. 54-57. comparatively low upper limit on in­ 4. LARGE-SIGNAL BEHAVIOR OP JUNCTION TRAN­ ternal temperature. Rather severe re­ SISTORS, J. J. Ebeijs, J. L. Moll. Proceedings, References Institute of Radio Engineers, New York, N. Y., quirements on transistor parameters, vol. 42, Dec. 1954, ij>p. 1761-72. 1. SURFACE-BARRIER TRANSISTOR SWITCHING CIR­ particularly input impedance and satura­ CUITS, R. H. Beter, W. E. Bradley, R. B. Brown, 5. TWO-COLLECTOR TRANSISTOR FOR BINARY tion voltage, are compensated by almost M. Rubinoff. Convention Record, Institute of FULL ADDER, R. F. Rtitz. IBM Journal of Research Radio Engineers, New York, N. Y., pt. IV, 1955, and Development, N^w York, N. Y., vol. 1, July negligible dissipation and maximum volt­ p. 139. 1957, pp. 212-22. I. Basic System Requirements Symmetrical Transistor Logic A. INITIAL The initial specific system for which the R.
    [Show full text]
  • A 3T Gain Cell Embedded DRAM Utilizing Preferential Boosting for High Density and Low Power On-Die Caches Ki Chul Chun, Pulkit Jain, Jung Hwa Lee, and Chris H
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 46, NO. 6, JUNE 2011 1495 A 3T Gain Cell Embedded DRAM Utilizing Preferential Boosting for High Density and Low Power On-Die Caches Ki Chul Chun, Pulkit Jain, Jung Hwa Lee, and Chris H. Kim, Senior Member, IEEE Abstract—Circuit techniques for enabling a sub-0.9 V logic-com- for achieving low static power and high operating speed. patible embedded DRAM (eDRAM) are presented. A boosted 3T SRAMs have been the embedded memory of choice due to gain cell utilizes Read Word-line (RWL) preferential boosting to their logic compatibility and fast access time. Recently, em- increase read margin and improve data retention time. Read speed is enhanced with a hybrid current/voltage sense amplifier that al- bedded DRAMs (eDRAMs) have been gaining popularity in lows the Read Bit-line (RBL) to remain close to VDD. A regu- the research community due to features such as small cell size, lated bit-line write scheme for driving the Write Bit-line (WBL) is low cell leakage, and non-ratioed circuit operation. There have equipped with a steady-state storage node voltage monitor to over- been a number of successful eDRAM designs based on tradi- come the data ‘1’ write disturbance problem of the PMOS gain cell without introducing another boosted supply for the Write Word- tional 1T1C DRAM cells as well as logic-compatible gain cells line (WWL) over-drive. An adaptive and die-to-die adjustable read [2]–[9]. 1T1C cells are denser than gain cells, but at the cost of a reference bias generator is proposed to cope with PVT variations.
    [Show full text]
  • Charles Lindsey the Mechanical Differential Analyser Built by Metropolitan Vickers in 1935, to the Order of Prof
    Issue Number 51 Summer 2010 Computer Conservation Society Aims and objectives The Computer Conservation Society (CCS) is a co-operative venture between the British Computer Society (BCS), the Science Museum of London and the Museum of Science and Industry (MOSI) in Manchester. The CCS was constituted in September 1989 as a Specialist Group of the British Computer Society. It is thus covered by the Royal Charter and charitable status of the BCS. The aims of the CCS are: To promote the conservation of historic computers and to identify existing computers which may need to be archived in the future, To develop awareness of the importance of historic computers, To develop expertise in the conservation and restoration of historic computers, To represent the interests of Computer Conservation Society members with other bodies, To promote the study of historic computers, their use and the history of the computer industry, To publish information of relevance to these objectives for the information of Computer Conservation Society members and the wider public. Membership is open to anyone interested in computer conservation and the history of computing. The CCS is funded and supported by voluntary subscriptions from members, a grant from the BCS, fees from corporate membership, donations, and by the free use of the facilities of both museums. Some charges may be made for publications and attendance at seminars and conferences. There are a number of active Projects on specific computer restorations and early computer technologies and software.
    [Show full text]
  • An Electronic Digital Computor Using Cold Cathode Counting Tubes for Storage
    An Electronic Digital Computor Using Cold Cathode Counting Tubes for Storage By R. C. M. Barnes, B.Sc., E. H. Cooke-Yarborough, M.A., A.M.I.E.E., and D. G. A. Thomas, M.A. Electronic Engineering - August 1951. A small sequence-controlled computor is described; it has storage capacity for up to 90 numbers each of eight decimal digits. Cold cathode counting tubes (Dekatrons) are used as storage elements. Parallel operation is employed, and the speed of operation is comparable with that of a desk calculating machine. Apart from speed, however, the computor provides most of the facilities found in larger, faster digital computors. Information is fed into the machine from perforated paper tapes and a teleprinter or tape perforator records the results. SEVERAL large-scale computors have been described in recent years, including the ENIAC with hard valve circuits, the EDSAC with mercury delay storage, the University of Manchester computor with cathode-ray storage and the Birkbeck College computor with magnetic storage. These computors are intended primarily to carry out enormous computations, too lengthy to perform by other means. In addition smaller scale relay computors have been built for general work. The machine described here is not intended to deal with the long calculations for which the large computors have been designed. It is intended rather to do the work of a few operators with desk calculating machines where the work to be done is of a routine or repetitive nature, As a result, simplicity and reliability have been regarded as of more importance than speed of operation and the machine performs the operations of addition, subtraction, multiplication and division little faster than a desk calculator.
    [Show full text]
  • SRAM Edram DRAM
    Technology Challenges and Directions of SRAM, DRAM, and eDRAM Cell Scaling in Sub- 20nm Generations Jai-hoon Sim SK hynix, Icheon, Korea Outline 1. Nobody is perfect: Main memory & cache memory in the dilemma in sub-20nm era. 2. SRAM Scaling: Diet or Die. 6T SRAM cell scaling crisis & RDF problem. 3. DRAM Scaling: Divide and Rule. Unfinished 1T1C DRAM cell scaling and its technical direction. 4. eDRAM Story: Float like a DRAM & sting like a SRAM. Does logic based DRAM process work? 5. All for one. Reshaping DRAM with logic technology elements. 6. Conclusion. 2 Memory Hierarchy L1$ L2$ SRAM Higher Speed (< few nS) Working L3$ Better Endurance eDRAM Memory (>1x1016 cycles) Access Speed Access Stt-RAM Main Memory DRAM PcRAM ReRAM Lower Speed Bigger Size Storage Class Memory NAND Density 3 Technologies for Cache & Main Memories SRAM • 6T cell. • Non-destructive read. • Performance driven process Speed technology. eDRAM • Always very fast. • 1T-1C cell. • Destructive read and Write-back needed. • Leakage-Performance compromised process technology. Standby • Smaller than SRAM and faster than Density Power DRAM. DRAM • 1T-1C cell. • Destructive read and Write-back needed. • Leakage control driven process technology. • Not always fast. • Smallest cell and lowest cost per bit. 4 eDRAM Concept: Performance Gap Filler SRAM 20-30X Cell Size Cell eDRAM DRAM 50-100X Random Access Speed • Is there any high density & high speed memory solution that could be 100% integrated into logic SoC? 5 6T-SRAM Cell Operation VDD WL WL DVBL PU Read PG SN SN WL Icell PD BL VSS BL V SN BL BL DD SN PD Read Margin: Write PG PG V Write Margin: SS PU Time 6 DRAM’s Charge Sharing DVBL VS VBL Charge Sharing Write-back VPP WL CS CBL V BL DD 1 SN C V C V C C V S DD B 2 DD S B BL 1/2VDD Initial Charge After Charge Sharing DVBL T d 1 1 V BL SS DVBL VBL VBL VDD 1 CB / CS 2 VBBW Time 1 1 I t L RET if cell leakage included Cell select DVBL VDD 1 CB / CS 2 CS 7 DRAM Scalability Metrics BL Cell WL CS • Cell CS.
    [Show full text]
  • Talking About the Development Trend of Modern Computer Technology
    2019 3rd International Conference on Computer Engineering, Information Science and Internet Technology (CII 2019) Talking about the Development Trend of Modern Computer Technology Yongpan Wang North China Electric Power University, Baoding 071000, China [email protected] Keywords: modern computer technology; development status; development trend. Abstract: Along with the development of the times and the advancement of society, the popularity of computer technology has not only changed the way people communicate, but also brought more help to economic development. Computer technology promotes the development of China's social economy and information security industry, but security risk management is still an urgent problem in the development of modern computer technology. The analysis from the development history of the computer can explore its technological development direction, and can also predict its development trend and contribute to the overall development of society. Therefore, this paper mainly discusses the development history of computer technology, analyzes its development status, and explores its development direction based on the above research. 1. Introduction The so-called computer is a modern intelligent electronic device that can be used for high-speed data and logic computing and with storage and modification functions. Computer belongs to a common item in our work life. It mainly has two parts of the main structure, some of which can be called hardware system, which is composed of hardware, which maintains the operation of the computer, and the other part is the software system to realize the function of the computer. The two together guarantee the normal operation of the computer. With the continuous advancement of science and technology, modern computer technology is also developing.
    [Show full text]