DOCSLIB.ORG

Intel® Itanium® Architecture Update

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Intel® Itanium® Architecture Update Intel® Itanium® Architecture Update 5th October, 2006 Dr. Feixiong Liu Technical Manager for HP TSG Intel EMEA Copyright © 2006 Intel Corporation Agenda Itanium® Processor Family Roadmap Itanium® 2 Processor update & technology highlights Montecito Processor Performance update Itanium® 2 Processor Vs Power 5+ competitive position Itanium® 2 Processor Vs X86 Positioning 2 20th July 2006 Intel® Itanium® Architecture Update Rev i1.1_4718844 Intel Confidential Quiz How many transistors in the next generation of Intel® Itanium® 2 processors? 1.72 billion transistors 3 20th July 2006 Intel® Itanium® Architecture Update Rev i1.1_4718844 Intel Confidential How big is the transistor in the next generation Itanium® Processor? 4 20th July 2006 Intel® Itanium® Architecture Update Rev i1.1_4718844 Intel Confidential Intel® Itanium® Processor Family 2001 2002 2003 2004 2006 future Itanium® 2 Madison9M Montecito** Tukwila** Madison** Common Platform 800MHz 1GHz 1.5GHz 1.5GHz 1.5GHz Multi-Core 4MB L3-Cache 3MB iL3-Cache 6MB iL3-Cache 9MB iL3-Cache 24MB iL3- Developed by 460GX Chip-set E8870 Chip-set E8870 Chip-set E8870 Chip-set Cache former Alpha OEM Chip-sets OEM Chip-sets OEM Chip-sets OEM Chip-sets Dual-Core team 180nm 180nm 130nm 130nm E8870 OEM Chip-sets 90nm **codename All features and dates specified are targets provided for planning purposes only and are subject to change. 5 20th July 2006 Intel® Itanium® Architecture Update Rev i1.1_4718844 Intel Confidential Intel® Itanium® Processor Family Roadmap Update 2005 2006 2007 2008 Future Richford Platform ItaniumItanium 22 MontecitoMontecito MontvaleMontvale TukwilaTukwila PoulsonPoulson (Madison(Madison 9M)9M) Intel® E8870 Chipset/OEM Rose Hill/OEM New Technologies • Dual-core • Multi-threading • Intel® Virtualization Technology • New instructions • Cache reliability (Intel® Cache safe Technology) • Faster FSB • Multi-core • Common system architecture w/ Intel® Xeon® SingleSingle DualDual QuadQuad MultiMulti CoreCore CoreCore CoreCore CoreCore • Enhanced RAS • Enhanced virtualization • Enhanced I/O & memory All features and dates specified are targets provided for planning purposes only and are subject to change without notice 6 20th July 2006 Intel® Itanium® Architecture Update Rev i1.1_4718844 Intel Confidential Agenda Itanium® Processor Family Roadmap Itanium® 2 Processor update & technology highlights Montecito Processor Performance update 64-bit Windows and SQL Server 2005 on Itanium® processor Itanium® 2 Processor Vs Power 5+ competitive position Itanium® 2 Processor Vs X86 Positioning 7 20th July 2006 Intel® Itanium® Architecture Update Rev i1.1_4718844 Intel Confidential Introducing Dual core Intel® Itanium® 2 Processor 9000 Series processor New features for performance Performance Dual-Core 2X 24MB on-die level 3 cache + new 1MB L2 D-cache Higher Intel® Hyper-Threading Technology Intel® Virtualization Technology Intel® Cache Safe Technology 104W, 2.5x performance/watt improvement PCI-Express & DDR2 Plus… Based on EPIC architecture Power Scalability: Systems scaling to 32P, 64P, and 20% beyond Lower Mainframe class reliability features First 1.72 billion transistors processor 8 20th July 2006 Intel® Itanium® Architecture Update Rev i1.1_4718844 Intel Confidential Itanium® Momentum Continues “Global 100” Deployments $10B ISA investment ’06-’10 • More than 70 of the world’s 100 largest companies committed to IPF Application Growth 8000+ Price / Performance Leadership $4.99 7000 $3.93 /tpmc Lower is better /tpmc $2.75 Power5 570 /tpmc $2.71 2400 /tpmc Platforms based on 700 Dual-Core Itanium® 2P 2P 4P 4P Dual-Core Itanium 2 Processor 9000 4C 4C 8C 8C 2 Processor 9000 2003 2004 2005 1H’06 Series 1 2 Source: Itanium Solutions Alliance TPC-C 2P TPC-C 4P 1 Source www.tpc.org : Source www.tpc.org : IBM eServer p5 570 4P, POWER5 1.9GHz, 4P, (2 processors, 4 cores, 8 threads), 128 GB memory, Oracle Database 10g Enterprise Edition, IBM AIX 5L V5.3, result of 203,439 tpmC $3.93/tpmC, published on 10/17/05. Itanium® 2 processor results of 200,829 tpmC and $2.75/tpmC on HP Integrity rx4640 using 2 Itanium® 2 processors 1.6GHz with 24MB L3 cache, (2 processors, 4 cores, 8 threads), 128GB memory, Oracle Database 10g Enterprise Edition, HP UX 11.iv2 64-Bit Base OS, was published on 03/21/06. 2 Source www.tpc.org : HP Integrity rx4640-8 4p c/s, on Intel DC Itanium2 Processor 9050 1.6 Ghz, (4 processors, 8 cores, 16 threads) , with 24M L3 Cache, 128GB memory, Microsoft SQL Server 2005 Enterprise Itanium Ed., Microsoft Windows Server 2003 Enterprise Edition SP1, published a result of 290,644 tpmc, $/tpmc of 2.71 USD, on 3/27/2006. IBM eServer p5 570 8P, 9 IBM POWER520th July 1.9GHz, 2006 (4 processors, Intel® 8 cores, Itanium® 16 threads), Architecture256GB memory, IBM Update DB2 UDB 8.1, submitted a result of 429900 tpmc, 4.99 USD/tpmc on 8/31/2004.Rev i1.1_4718844 Intel Confidential Rapid Growth in System Revenue Relative Itanium System Revenue vs. SPARC1 and Power1 60% 1 60% vs. SPARC SpecificSpecific CountriesCountries 50%50% vs. Power2 45% versus versus SPARC1 Power2 40%40% 42% Japan 110% 109% 30%30% Korea 68% 51% 20%20% PRC 55% 43% 10% 10% Russia 352% 97% 0%0% Q103Q103 Q303Q303 Q104Q104 Q304Q304 Q105Q105 Q305Q305 Q106Q106 1: SPARC Includes: SPARC I, SPARC II, SPARC III, SPARC IV, SPARC 64 and SPARC 64 V; 2: POWER Includes: Power RS64 II, Power RS64 III, Power RS64 III, Power 3, Power 4, Power 5, and PowerPC Source: IDC Q1’06 WW Quarterly Server Tracker Other names and brands may be claimed as the property of others 10 20th July 2006 Intel® Itanium® Architecture Update Rev i1.1_4718844 Intel Confidential Intel® Itanium® Architecture Processors Madison9M Montecito Technology 130nm 90nm Number of cores 1 2 Clockrate 1600MHz 1600MHz - INT Units 6 6 - MM Units 6 6 - FP Units 2 (*,+) 2 (*,+) - ADDR Units 2L+2S or 4L 2L+2S or 4L L1-Caches (I/D) 16/16KB 16/16KB L2-Cache (I/D) 256KB Unified 1MB/256KB L3-Cache 9MB 24MB on die System Bus 6.4GB/s 8.5GB/s - Clockrate 400MHz 533MHz - Width 128 bit 128 bit 11 20th July 2006 Intel® Itanium® Architecture Update Rev i1.1_4718844 Intel Confidential Why Multi-Core? Performance Power 1.00x Max Frequency Relative single-core frequency and Vcc 12 20th July 2006 Intel® Itanium® Architecture Update Rev i1.1_4718844 Intel Confidential Over-clocking 1.73x Performance Power 1.13x 1.00x Over-clocked Max Frequency (+20%) Relative single-core frequency and Vcc 13 20th July 2006 Intel® Itanium® Architecture Update Rev i1.1_4718844 Intel Confidential Under-clocking 1.73x Performance Power 1.13x 1.00x 0.87x 0.51x Over-clocked Max Frequency Under-clocked (+20%) (-20%) Relative single-core frequency and Vcc 14 20th July 2006 Intel® Itanium® Architecture Update Rev i1.1_4718844 Intel Confidential Multi-Core = Energy Efficient Performance Dual-Core 1.73x Performance 1.73x Power 1.13x 1.00x 1.02x Over-clocked Max Frequency Dual-core (+20%) (-20%) Relative single-core frequency and Vcc 15 20th July 2006 Intel® Itanium® Architecture Update Rev i1.1_4718844 Intel Confidential Out-of-order versus Explicit Parallelism Legacy Architecture Itanium® Architecture Original Original Parallel Source Source Machine Code Code Hardware Code Implicitly Itanium 2- compiler Implicitly compiler parallel based parallel compiler Sequential Machine Code . Multiple execution . Execution Units difficult to . units used more . use efficiently . efficiently but Massive . compiler more complex Resources Compiler for Itanium® key for successful exploitation of resources 16 20th July 2006 Intel® Itanium® Architecture Update Rev i1.1_4718844 Intel Confidential Multi-Threading Approaches Sharing High utilization resources High complexity Medium latency hiding Single Multiple Medium utilization thread/cycle TMT thread/cycle SMT Low complexity Medium latency hiding A A A B B A A B B B Temporal Event A A B B B A A A B B B A A B B B B A A A A A A A B B B B B A A A A A A A A A Medium utilization B B B B B B Low complexity A A A B B B B High latency hiding B B B B B B B B B B “Event” for the core and “Multiple” for the caches 17 20th July 2006 Intel® Itanium® Architecture Update Rev i1.1_4718844 Intel Confidential Montecito Thread Switching • Switch events – L3 miss/return • Instruction, Data or HPW access – Time slice expiration – Low power state entered/exited – Switch hint execution (hint@pause instruction retired) – ALAT invalidation 18 20th July 2006 Intel® Itanium® Architecture Update Rev i1.1_4718844 Intel Confidential Montecito Multi-threading Serial Execution Ai Idle Ai+1 Bi Idle Bi+1 Montecito Multi-threaded Execution Ai Idle Ai+1 Bi Bi+1 Multi-threading decreases stalls and increase performance 19 20th July 2006 Intel® Itanium® Architecture Update Rev i1.1_4718844 Intel Confidential Temporal Multi-Threading ThreadThread 11 RunRun CC StallStall RunRun CC StallStall RunRun Switch ThreadThread 22 RunRun CC StallStall RunRun CC StallStall Overlap memory latency stall of 15 cycle penalty Thread 1 with execution of Thread 2 Stalled Cycles 15-35% Database 100% Performance workloads get a 90% Gain 80% significant 70% speedup 60% 50% 40% 2% core area 30% 20% impact and 0% 10% cycle time 0% impact SpecInt CPI SpecFP CPI TPC-C Single TPC-C Dual- Thread CPI thread CPI 20 20th July 2006 Intel® Itanium® Architecture Update Rev i1.1_4718844 Intel Confidential Unmatched Flexibility Itanium® 2 Architecture Virtualization Benefits Reduce Data Center Complexity Reduce Costs Consolidate applications Increase server utilization Rapid deployment • Dynamic load balancing between apps Smaller data center footprint Improve
Load more

Recommended publications
  • Introduction to the Poulson (Intel 9500 Series) Processor Openvms Advanced Technical Boot Camp 2015 Keith Parris / September 29, 2015
    Introduction to the Poulson (Intel 9500 Series) Processor OpenVMS Advanced Technical Boot Camp 2015 Keith Parris / September 29, 2015 © Copyright 2015 Hewlett-Packard Development Company, L.P. The information contained herein is subject to change without notice. Information on Poulson from Intel’s ISSCC Paper © Copyright 2015 Hewlett-Packard Development Company, L.P. The information contained herein is subject to change without notice. Poulson information from Intel’s ISSCC Paper http://www.intel.com/content/dam/www/public/us/en/documents/white-papers/itanium-poulson-isscc-paper.pdf 3 © Copyright 2015 Hewlett-Packard Development Company, L.P. The information contained herein is subject to change without notice. Poulson information from Intel’s ISSCC Paper http://www.intel.com/content/dam/www/public/us/en/documents/white-papers/itanium-poulson-isscc-paper.pdf 4 © Copyright 2015 Hewlett-Packard Development Company, L.P. The information contained herein is subject to change without notice. Poulson information from Intel’s ISSCC Paper http://www.intel.com/content/dam/www/public/us/en/documents/white-papers/itanium-poulson-isscc-paper.pdf 5 © Copyright 2015 Hewlett-Packard Development Company, L.P. The information contained herein is subject to change without notice. Poulson information from Intel’s ISSCC Paper • Intel presented a paper on Poulson at the International Solid-State Chips Conference (ISSCC) in July 2011. From this, we learned: • Poulson would be in a 32 nm process (2 process generations ahead from Tukwila, which was at 65 nm, skipping the 45 nm process) • The socket would be compatible with Tukwila • Poulson would have 8 cores, of a brand new core design • The front end (instruction fetch) would be decoupled from the back end (instruction execution) • Poulson could execute and retire as many as 12 instructions per cycle, double Tukwila’s 6 instructions http://www.intel.com/content/dam/www/public/us/en/documents/white-papers/itanium-poulson-isscc-paper.pdf 6 © Copyright 2015 Hewlett-Packard Development Company, L.P.
    [Show full text]
  • The Microarchitecture of the Pentium 4 Processor
    The Microarchitecture of the Pentium 4 Processor Glenn Hinton, Desktop Platforms Group, Intel Corp. Dave Sager, Desktop Platforms Group, Intel Corp. Mike Upton, Desktop Platforms Group, Intel Corp. Darrell Boggs, Desktop Platforms Group, Intel Corp. Doug Carmean, Desktop Platforms Group, Intel Corp. Alan Kyker, Desktop Platforms Group, Intel Corp. Patrice Roussel, Desktop Platforms Group, Intel Corp. Index words: Pentium® 4 processor, NetBurst™ microarchitecture, Trace Cache, double-pumped ALU, deep pipelining provides an in-depth examination of the features and ABSTRACT functions of the Intel NetBurst microarchitecture. This paper describes the Intel® NetBurst™ ® The Pentium 4 processor is designed to deliver microarchitecture of Intel’s new flagship Pentium 4 performance across applications where end users can truly processor. This microarchitecture is the basis of a new appreciate and experience its performance. For example, family of processors from Intel starting with the Pentium it allows a much better user experience in areas such as 4 processor. The Pentium 4 processor provides a Internet audio and streaming video, image processing, substantial performance gain for many key application video content creation, speech recognition, 3D areas where the end user can truly appreciate the applications and games, multi-media, and multi-tasking difference. user environments. The Pentium 4 processor enables real- In this paper we describe the main features and functions time MPEG2 video encoding and near real-time MPEG4 of the NetBurst microarchitecture. We present the front- encoding, allowing efficient video editing and video end of the machine, including its new form of instruction conferencing. It delivers world-class performance on 3D cache called the Execution Trace Cache.
    [Show full text]
  • Evolution of Microprocessor Performance
    EvolutionEvolution ofof MicroprocessorMicroprocessor PerformancePerformance So far we examined static & dynamic techniques to improve the performance of single-issue (scalar) pipelined CPU designs including: static & dynamic scheduling, static & dynamic branch predication. Even with these improvements, the restriction of issuing a single instruction per cycle still limits the ideal CPI = 1 Multiple Issue (CPI <1) Multi-cycle Pipelined T = I x CPI x C (single issue) Superscalar/VLIW/SMT Original (2002) Intel Predictions 1 GHz ? 15 GHz to ???? GHz IPC CPI > 10 1.1-10 0.5 - 1.1 .35 - .5 (?) Source: John P. Chen, Intel Labs We next examine the two approaches to achieve a CPI < 1 by issuing multiple instructions per cycle: 4th Edition: Chapter 2.6-2.8 (3rd Edition: Chapter 3.6, 3.7, 4.3 • Superscalar CPUs • Very Long Instruction Word (VLIW) CPUs. Single-issue Processor = Scalar Processor EECC551 - Shaaban Instructions Per Cycle (IPC) = 1/CPI EECC551 - Shaaban #1 lec # 6 Fall 2007 10-2-2007 ParallelismParallelism inin MicroprocessorMicroprocessor VLSIVLSI GenerationsGenerations Bit-level parallelism Instruction-level Thread-level (?) (TLP) 100,000,000 (ILP) Multiple micro-operations Superscalar /VLIW per cycle Simultaneous Single-issue CPI <1 u Multithreading SMT: (multi-cycle non-pipelined) Pipelined e.g. Intel’s Hyper-threading 10,000,000 CPI =1 u uuu u u Chip-Multiprocessors (CMPs) u Not Pipelined R10000 e.g IBM Power 4, 5 CPI >> 1 uuuuuuu u AMD Athlon64 X2 u uuuuu Intel Pentium D u uuuuuuuu u u 1,000,000 u uu uPentium u u uu i80386 u i80286
    [Show full text]
  • Multiprocessing Contents
    Multiprocessing Contents 1 Multiprocessing 1 1.1 Pre-history .............................................. 1 1.2 Key topics ............................................... 1 1.2.1 Processor symmetry ...................................... 1 1.2.2 Instruction and data streams ................................. 1 1.2.3 Processor coupling ...................................... 2 1.2.4 Multiprocessor Communication Architecture ......................... 2 1.3 Flynn’s taxonomy ........................................... 2 1.3.1 SISD multiprocessing ..................................... 2 1.3.2 SIMD multiprocessing .................................... 2 1.3.3 MISD multiprocessing .................................... 3 1.3.4 MIMD multiprocessing .................................... 3 1.4 See also ................................................ 3 1.5 References ............................................... 3 2 Computer multitasking 5 2.1 Multiprogramming .......................................... 5 2.2 Cooperative multitasking ....................................... 6 2.3 Preemptive multitasking ....................................... 6 2.4 Real time ............................................... 7 2.5 Multithreading ............................................ 7 2.6 Memory protection .......................................... 7 2.7 Memory swapping .......................................... 7 2.8 Programming ............................................. 7 2.9 See also ................................................ 8 2.10 References .............................................
    [Show full text]
  • The Intel X86 Microarchitectures Map Version 2.0
    The Intel x86 Microarchitectures Map Version 2.0 P6 (1995, 0.50 to 0.35 μm) 8086 (1978, 3 µm) 80386 (1985, 1.5 to 1 µm) P5 (1993, 0.80 to 0.35 μm) NetBurst (2000 , 180 to 130 nm) Skylake (2015, 14 nm) Alternative Names: i686 Series: Alternative Names: iAPX 386, 386, i386 Alternative Names: Pentium, 80586, 586, i586 Alternative Names: Pentium 4, Pentium IV, P4 Alternative Names: SKL (Desktop and Mobile), SKX (Server) Series: Pentium Pro (used in desktops and servers) • 16-bit data bus: 8086 (iAPX Series: Series: Series: Series: • Variant: Klamath (1997, 0.35 μm) 86) • Desktop/Server: i386DX Desktop/Server: P5, P54C • Desktop: Willamette (180 nm) • Desktop: Desktop 6th Generation Core i5 (Skylake-S and Skylake-H) • Alternative Names: Pentium II, PII • 8-bit data bus: 8088 (iAPX • Desktop lower-performance: i386SX Desktop/Server higher-performance: P54CQS, P54CS • Desktop higher-performance: Northwood Pentium 4 (130 nm), Northwood B Pentium 4 HT (130 nm), • Desktop higher-performance: Desktop 6th Generation Core i7 (Skylake-S and Skylake-H), Desktop 7th Generation Core i7 X (Skylake-X), • Series: Klamath (used in desktops) 88) • Mobile: i386SL, 80376, i386EX, Mobile: P54C, P54LM Northwood C Pentium 4 HT (130 nm), Gallatin (Pentium 4 Extreme Edition 130 nm) Desktop 7th Generation Core i9 X (Skylake-X), Desktop 9th Generation Core i7 X (Skylake-X), Desktop 9th Generation Core i9 X (Skylake-X) • Variant: Deschutes (1998, 0.25 to 0.18 μm) i386CXSA, i386SXSA, i386CXSB Compatibility: Pentium OverDrive • Desktop lower-performance: Willamette-128
    [Show full text]
  • A Performance Analysis Tool for Intel SGX Enclaves
    sgx-perf: A Performance Analysis Tool for Intel SGX Enclaves Nico Weichbrodt Pierre-Louis Aublin Rüdiger Kapitza IBR, TU Braunschweig LSDS, Imperial College London IBR, TU Braunschweig Germany United Kingdom Germany [email protected] [email protected] [email protected] ABSTRACT the provider or need to refrain from offloading their workloads Novel trusted execution technologies such as Intel’s Software Guard to the cloud. With the advent of Intel’s Software Guard Exten- Extensions (SGX) are considered a cure to many security risks in sions (SGX)[14, 28], the situation is about to change as this novel clouds. This is achieved by offering trusted execution contexts, so trusted execution technology enables confidentiality and integrity called enclaves, that enable confidentiality and integrity protection protection of code and data – even from privileged software and of code and data even from privileged software and physical attacks. physical attacks. Accordingly, researchers from academia and in- To utilise this new abstraction, Intel offers a dedicated Software dustry alike recently published research works in rapid succession Development Kit (SDK). While it is already used to build numerous to secure applications in clouds [2, 5, 33], enable secure network- applications, understanding the performance implications of SGX ing [9, 11, 34, 39] and fortify local applications [22, 23, 35]. and the offered programming support is still in its infancy. This Core to all these works is the use of SGX provided enclaves, inevitably leads to time-consuming trial-and-error testing and poses which build small, isolated application compartments designed to the risk of poor performance.
    [Show full text]
  • Intel PSU Cage Replacement Process Support Guide
    Intel® PSU Cage Replacement Process Support Guide A Guide for Technically Qualified Assemblers of Intel® 2U ATX Products Document No.: PSU-01 Revision No.: 002 Disclaimer Information in this document is provided in connection with Intel® products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not designed, intended or authorized for use in any medical, life saving, or life sustaining applications or for any other application in which the failure of the Intel product could create a situation where personal injury or death may occur. Intel may make changes to specifications and product descriptions at any time, without notice. Intel server boards contain a number of high-density VLSI and power delivery components that need adequate airflow for cooling. Intel's own chassis are designed and tested to meet the intended thermal requirements of these components when the fully integrated system is used together. It is the responsibility of the system integrator that chooses not to use Intel developed server building blocks to consult vendor datasheets and operating parameters to determine the amount of airflow required for their specific application and environmental conditions. Intel Corporation can not be held responsible if components fail or the server board does not operate correctly when used outside any of their published operating or non-operating limits.
    [Show full text]
  • A 65 Nm 2-Billion Transistor Quad-Core Itanium Processor
    18 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 44, NO. 1, JANUARY 2009 A 65 nm 2-Billion Transistor Quad-Core Itanium Processor Blaine Stackhouse, Sal Bhimji, Chris Bostak, Dave Bradley, Brian Cherkauer, Jayen Desai, Erin Francom, Mike Gowan, Paul Gronowski, Dan Krueger, Charles Morganti, and Steve Troyer Abstract—This paper describes an Itanium processor imple- mented in 65 nm process with 8 layers of Cu interconnect. The 21.5 mm by 32.5 mm die has 2.05B transistors. The processor has four dual-threaded cores, 30 MB of cache, and a system interface that operates at 2.4 GHz at 105 C. High speed serial interconnects allow for peak processor-to-processor bandwidth of 96 GB/s and peak memory bandwidth of 34 GB/s. Index Terms—65-nm process technology, circuit design, clock distribution, computer architecture, microprocessor, on-die cache, voltage domains. I. OVERVIEW Fig. 1. Die photo. HE next generation in the Intel Itanium processor family T code named Tukwila is described. The 21.5 mm by 32.5 mm die contains 2.05 billion transistors, making it the first two billion transistor microprocessor ever reported. Tukwila combines four ported Itanium cores with a new system interface and high speed serial interconnects to deliver greater than 2X performance relative to the Montecito and Montvale family of processors [1], [2]. Tukwila is manufactured in a 65 nm process with 8 layers of copper interconnect as shown in the die photo in Fig. 1. The Tukwila die is enclosed in a 66 mm 66 mm FR4 laminate package with 1248 total landed pins as shown in Fig.
    [Show full text]
  • 5 Microprocessors
    Color profile: Disabled Composite Default screen BaseTech / Mike Meyers’ CompTIA A+ Guide to Managing and Troubleshooting PCs / Mike Meyers / 380-8 / Chapter 5 5 Microprocessors “MEGAHERTZ: This is a really, really big hertz.” —DAVE BARRY In this chapter, you will learn or all practical purposes, the terms microprocessor and central processing how to Funit (CPU) mean the same thing: it’s that big chip inside your computer ■ Identify the core components of a that many people often describe as the brain of the system. You know that CPU CPU makers name their microprocessors in a fashion similar to the automobile ■ Describe the relationship of CPUs and memory industry: CPU names get a make and a model, such as Intel Core i7 or AMD ■ Explain the varieties of modern Phenom II X4. But what’s happening inside the CPU to make it able to do the CPUs amazing things asked of it every time you step up to the keyboard? ■ Install and upgrade CPUs 124 P:\010Comp\BaseTech\380-8\ch05.vp Friday, December 18, 2009 4:59:24 PM Color profile: Disabled Composite Default screen BaseTech / Mike Meyers’ CompTIA A+ Guide to Managing and Troubleshooting PCs / Mike Meyers / 380-8 / Chapter 5 Historical/Conceptual ■ CPU Core Components Although the computer might seem to act quite intelligently, comparing the CPU to a human brain hugely overstates its capabilities. A CPU functions more like a very powerful calculator than like a brain—but, oh, what a cal- culator! Today’s CPUs add, subtract, multiply, divide, and move billions of numbers per second.
    [Show full text]
  • Opinion Ten Reasons Why HP’S Itanium-Based Servers Have Reached the Point-Of-No-Return
    Opinion Ten Reasons Why HP’s Itanium-based Servers Have Reached the Point-of-No-Return Executive Summary Hewlett-Packard (HP) refers to its HP Integrity and Integrity NonStop Itanium-based servers as “business critical systems”. In Q4, 2007, HP sold over $1 billion of these business critical systems. But, since then, due to a number of factors, Itanium-based server sales have declined significantly. Over the past year, business critical systems sales have hovered in the $400 million range per quarter, an almost 60% decline as compared with the 2007 high-mark. From our perspective, HP’s Itanium-based servers have now achieved a form of stasis (a medical term that refers to an inactive state). We expect a rise in Itanium business this quarter (due to pent-up demand for the new Itanium 9500), but we also expect that – within in a few quarters – underlying, dogging problems will again drive Itanium business downward. These problems include HP’s financial woes; increased competition (particularly from Intel x86-based servers); market factors (such as the market move toward Linux and a market preference for x86 architecture); a broken ecosystem (where HP has actually had to take legal action to get a business partner to keep supporting its independent software on Itanium-based platforms); an ill-founded Itanium recovery plan known as “converged infrastructure”; and more (in fact, we list a total of ten reasons why we believe HP’s Itanium-based servers have reached the point-of-no- return on page 2 of this Opinion)… In this Opinion , Clabby Analytics describes why we believe that HP’s business critical Integrity servers have now reached the point-of-no-return.
    [Show full text]
  • Course #: CSI 440/540 High Perf Sci Comp I Fall ‘09
    High Performance Computing Course #: CSI 440/540 High Perf Sci Comp I Fall ‘09 Mark R. Gilder Email: [email protected] [email protected] CSI 440/540 This course investigates the latest trends in high-performance computing (HPC) evolution and examines key issues in developing algorithms capable of exploiting these architectures. Grading: Your grade in the course will be based on completion of assignments (40%), course project (35%), class presentation(15%), class participation (10%). Course Goals Understanding of the latest trends in HPC architecture evolution, Appreciation for the complexities in efficiently mapping algorithms onto HPC architectures, Familiarity with various program transformations in order to improve performance, Hands-on experience in design and implementation of algorithms for both shared & distributed memory parallel architectures using Pthreads, OpenMP and MPI. Experience in evaluating performance of parallel programs. Mark R. Gilder CSI 440/540 – SUNY Albany Fall '08 2 Grades 40% Homework assignments 35% Final project 15% Class presentations 10% Class participation Mark R. Gilder CSI 440/540 – SUNY Albany Fall '08 3 Homework Usually weekly w/some exceptions Must be turned in on time – no late homework assignments will be accepted All work must be your own - cheating will not be tolerated All references must be sited Assignments may consist of problems, programming, or a combination of both Mark R. Gilder CSI 440/540 – SUNY Albany Fall '08 4 Homework (continued) Detailed discussion of your results is expected – the program is only a small part of the problem Homework assignments will be posted on the class website along with all of the lecture notes ◦ http://www.cs.albany.edu/~gilder Mark R.
    [Show full text]
  • Poulson: an 8 Core 32 Nm Next Generation Intel* Itanium* Processor
    Poulson: An 8 Core 32 nm Next Generation Intel® Itanium® Processor Steve Undy Intel® 1 I NTEL CONFIDENTIAL This slide MUST be used with any slides removed from this presentation Legal Disclaimer • INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLI ED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL’S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR I MPLI ED WARRANTY, RELATING TO SALE AND/ OR USE OF INTEL® PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTI CULAR PURPOSE, MERCHANTABI LI TY, OR I NFRI NGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RI GHT. I NTEL PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS. • Intel may make changes to specifications and product descriptions at any time, without notice. • Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. • Configurations: [describe config + what test used + who did testing]. For more information go to http://www.intel.com/performance • Intel does not control or audit the design or implementation of third party benchmarks or Web sites referenced in this document.
    [Show full text]