DOCSLIB.ORG

Literature-Serial FPDP White Paper

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Literature-Serial FPDP White Paper “SERIAL FPDP – MORE THAN AN EXTENSION OF FPDP” Curtiss-Wright Controls Embedded Computing Data Communications 4126 Linden Ave. Dayton, OH 45432-3068 USA Phone: 937-252-5601 or FAX: 937-258-2729 E-mail: [email protected] or WWW: www.cwcembedded.com ABSTRACT The Front Panel Data Port (FPDP) provides a high- Serial Serial FPDP FPDP speed connection between the A/D converter of a front- OUT IN end data generating system (such as a radar antenna) and Data Data Source FPDP FPDP IN IN Destination the digital signal processors (DSP) that are used to proc- With With FPDP OUT ess the incoming data stream in real time. Data FPDP IN Flow Control Parallel Parallel However, FPDP has a major limitation – the front-end FPDP FPDP Connection Connection data generation system must be located within one to five meters of FPDP cable length (depending on the 10 kilometer max FPDP configuration) of the DSP system. This presents a problem in many real world applications, that require Figure 1—Serial FPDP Concept greater distance between sensor and processor. Land- based radar systems, for example, may require that the EXPANDING SERIAL FPDP A/D subsystem be located as close as possible to the Serial FPDP has moved beyond this initial process flow antenna, and the processor system be located in an area and has become more than an extension of FPDP. It pro- quite distant from the antenna. vides solutions for many types of real time data stream- ing scenarios – many of which are not FPDP applica- Serial FPDP (VITA 17.1), the technology pioneered in tions. Serial FPDP has evolved into a “general-purpose” our FibreXtreme products, was developed to overcome high performance data link, providing high speed, bi- this distance limitation. It presents a straightforward directional data flow (with flow control) across multiple approach to serializing the FPDP data stream and trans- platforms. It supports both point-to-point and broadcast mitting it over extended distances. This paper outlines topologies. It also has the flexibility to support other the concept of Serial FPDP, provides solutions for sev- buses (PCI, RACEway) and has been implemented eral types of real-time data scenarios, and explains sup- across multiple form factors (PCI, PMC, VME). Soft- ported topologies. ware communications drivers have been developed for a variety of operating systems. Figure 3 expands the initial INTRODUCTION Serial FPDP concept and provides a more representative Serial FPDP extends the maximum distance of FPDP view of this expanded Serial FPDP process flow. connections by serializing the FPDP data stream and transmitting it over extended distance using copper or fiber optic cable. On the transmit side, the parallel FPDP FPDP In FIFO Encode Serialize Transmit data is converted to Serial FPDP. On the receive side, Data the reverse is true – the Serial FPDP data is converted back into the FPDP parallel data stream. The basic Receive Deserialize Decode FIFO FPDP Out FPDP-to-Serial FPDP transaction process is also Figure 1 – FPDP to Serial FPDP Initial Process Flow straightforward. The 32-bit FPDP input data passes Figure 2—FPDP to Serial FPDP Initial Process Flow through the transmit FIFO to the 8B/10B Encoder. The encoded data is then inserted into a continuous stream of SERIAL FPDP PROTOCOL idle characters being sent by the serializer, and the seri- In addition to transferring FPDP standard 32-bit data alized stream is transmitted across the media (either fi- words, Serial FPDP also transmits the control signals ber or copper) by the transceiver. Figure 1 illustrates this used by FPDP. These signals are encoded as part of a concept. series of special characters that are used to frame the data for transmission across the link. Three FPDP sig- On the receive end, the data is deserialized, decoded, nals (DIR, DVALID, SYNC) are set by the FPDP (and and placed in the receive FIFO for sending via the stan- Serial FPDP) transmit operation and two FPDP signals dard FPDP connection. Figure 2 illustrates this concept. (NRDY, SUSPEND) are set by the receive operation. There are eighteen ordered sets used by Serial FPDP to FPDP denote different information. Eight start-of-frame (SOF) or FIFO Encode Serialize Transmit PCI sets are used to embed three bits at the start of a frame. or The SOF ordered sets embed three FPDP signals – Raceway FIFO Encode Deserialize Receive or PIO1, PIO2, and DIR. Four status end-of- frame ??? (SEOF) sets are used to embed two bits at the end of the Data and Flow frame. The four EOF ordered sets embed the FPDP sig- Control Data and Flow Control nals NRDY and Overflow. FPDP Receive Deserialize Decode FIFO or There are two additional EOF ordered sets used by Se- PCI or rial FPDP to denote the actual end-of-frame. The Mark Transmit Serialize Encode FIFO Raceway EOF (MEOF) denotes a frame that has SYNC associated or ??? with it, and the Frame EOF (FEOF) denotes a normal data frame. The other four ordered sets are inter-frame padding used to denote flow control informa tion and alternate frame interpretations. Figure 3—Expanded Serial FPDP Processing Flow Serial FPDP uses a series of frames to structure the data Two other FPDP signals (PIO1 and PIO2) are user de- flow. These ordered set are used as part of this framing finable and are available to be set/read from either side structure. of the link. Figure 4 shows the FPDP control signal flow across the Serial FPDP link. These signals are accessed Serial FPDP has three basic frame types - a data frame, a directly from the input source when that source is actu- SYNC without data frame, and a SYNC with data frame. ally FPDP. They are typically accessed from a special The data per frame is variable, with a maximum size of register that is updated either by custom hardware or the the data buffer in a single frame of 512, 32-bit words software driver in non FPDP applications. (2048 bytes). SYNC is used to delimit data streams and maintain host program synchronization. Whenever a Serial FPDP protocol uses the Fibre Channel link layer protocol to actually transmit the data. The standard Fibre Normal Data Frame Channel link layer protocol defines certain data sets in (Sent Empty when no data is available) the 8B/10B encoding scheme as ordered sets. These or- Payload GO/ IDLE SOF Between 0 and 512 CRC FEOF SEOF STOP dered sets denote special control information for Fibre 32-bit words of data Channel. Serial FPDP uses a subset of these same or- dered sets, but assigns them a different meaning. Using the same 8B/10B encoding as Fibre Channel allows the Sync without Data Frame same components (ENDEC, SERDES) developed for Payload GO/ IDLE SOF Between 0 and 512 CRC FEOF SEOF STOP Fibre Channel to be used to implement the Serial FPDP 32-bit words of data link layer. Sync with Data Frame Payload GO/ SWDV SOF Between 0 and 512 CRC FEOF SEOF STOP 32-bit words of data ORDERED SETS IDLE:An ordered set used to pad a DATA or SYNC without DATA Frame. SWDV:An ordered set used to pad a SYNC with DATA Frame. SOF:An ordered set used to pad and to indicate the start of data in frame. It carries the state of three signals PIO1, PIO2, and DIR. OPTIONAL DATA (not an ordered set) CRC:If disabled, CRC is not present. If enabled and there is data in the frame, CRC is valid and checked. If enabled and there is no data in the frame, CRC is invalid and ignored. TYPE OF FRAME FEOF:DATA Frame. MEOF:SYNC Frame. SEOF:Carries the state of two signals, NRDY and transmit overflow. FLOW CONTROL FOR RETURN LINE STOP:Suspend. GO:OK to transmit. Figure 1 - Serial FPDP Framing Protocol with Figure 4—FPDP Control Signal Flow Figure 5—Serial FPDP Framing Protocol with Ordered Sets SYNC is recognized, the current frame is terminated and Extending Serial FPDP into a more general I/O solution the proper SYNC frame (SYNC w/data or SYNC w/o requires providing support for many common processing data) is sent. Figure 5 shows the three types of frames platforms – typically PCI bus-based systems. These sys- and the ordered set placement within those frames. tems require I/O interface products in various form fac- tors – including PCI, PMC and CPCI. Additionally, the I/O is controlled by and must interface with a variety of COMMUNICATIONS LINK EFFICIENCY Real time data streaming applications demand an effec- operating systems, each with its own intricacies. The tive communications scheme – one that efficiently util- actual performance, as measured by sustained data izes the bandwidth of the link to move data, not to proc- throughput, is dependent on many variables – including ess overhead structure. Serial FPDP’s point-to-point the specific PCI system design (processors, memory architecture meets this requirement by eliminating any speeds, etc.); the I/O handling efficiency of the different overhead associated with arbitration and node address- operating systems; the design of the driver software for ing. The very minimal set of status and control signals these operating systems; and the user’s application soft- (based on FPDP) eliminate the need for elaborate frame ware. Due to these many variables, there is no direct headers. method to calculate the efficiency of these common processing systems. Testing has proven to be the only A Serial FPDP data frame consists of either five or six method to determine the actual throughput rates. 32-bit data words (five without CRC and six with CRC).
Load more

Recommended publications
  • Protocol Analyzer
    Protocol Analyzer TPI4000 Series Datasheet Features & Benefits Multiple Protocols and Test Functions in a Single Instrument User-customizable and Configurable Protocol Database Simultaneous Analysis, Generation, and Statistics True 100% Line Rate Traffic Capture and Optional Traffic Generation Time-correlated Views and Triggers across Every Port and Protocol “Drag and Drop” Ease of Use for Triggering and Filtering Bit-level Control of Generated Traffic Actual Statistics (Total Population, not Sampling) Applications Protocol Compliance Stress Testing Communication Compatibility Performance Optimization Interoperability Testing Datasheet One Instrument – Multiple Functions Meet Your Performance Requirements The TPI4000 Series provides multiple test functionality within a single piece At speeds up to 10 Gb/s, test at full line rate to ensure your design hits its of hardware making it the most versatile serial tester on the market. performance requirements. A single TPI4000 protocol analyzer can handle: TheUltimateHigh-speed Serial Test and Protocol Analysis: Guaranteed 100% full line rate capture Debug Platform Multiple Protocols: Support for Ethernet, Fibre Channel, Serial RapidIO, Serial FDPD, Avionics Full-duplex Switched Ethernet (AFDX), and others Reduce Time to Market with Faster Analysis and Debug including custom protocols The nature of serial debug is that you may have problems that show up Traffic Generation: Test your device with good and bad protocol data only after days or weeks of testing. These types of problems are hard Impairment Testing: Introduce extreme delay conditions into your system to simulate or capture. However, with the TPI4000 Series’ advanced to see debugging functions, including state-of-the-art triggering and filtering, you Bit Error Rate Testing: Detect errors that exceed 10–12 can find even the most obscure problems fast.
    [Show full text]
  • Abkürzungs-Liste ABKLEX
    Abkürzungs-Liste ABKLEX (Informatik, Telekommunikation) W. Alex 1. Juli 2021 Karlsruhe Copyright W. Alex, Karlsruhe, 1994 – 2018. Die Liste darf unentgeltlich benutzt und weitergegeben werden. The list may be used or copied free of any charge. Original Point of Distribution: http://www.abklex.de/abklex/ An authorized Czechian version is published on: http://www.sochorek.cz/archiv/slovniky/abklex.htm Author’s Email address: [email protected] 2 Kapitel 1 Abkürzungen Gehen wir von 30 Zeichen aus, aus denen Abkürzungen gebildet werden, und nehmen wir eine größte Länge von 5 Zeichen an, so lassen sich 25.137.930 verschiedene Abkür- zungen bilden (Kombinationen mit Wiederholung und Berücksichtigung der Reihenfol- ge). Es folgt eine Auswahl von rund 16000 Abkürzungen aus den Bereichen Informatik und Telekommunikation. Die Abkürzungen werden hier durchgehend groß geschrieben, Akzente, Bindestriche und dergleichen wurden weggelassen. Einige Abkürzungen sind geschützte Namen; diese sind nicht gekennzeichnet. Die Liste beschreibt nur den Ge- brauch, sie legt nicht eine Definition fest. 100GE 100 GBit/s Ethernet 16CIF 16 times Common Intermediate Format (Picture Format) 16QAM 16-state Quadrature Amplitude Modulation 1GFC 1 Gigabaud Fiber Channel (2, 4, 8, 10, 20GFC) 1GL 1st Generation Language (Maschinencode) 1TBS One True Brace Style (C) 1TR6 (ISDN-Protokoll D-Kanal, national) 247 24/7: 24 hours per day, 7 days per week 2D 2-dimensional 2FA Zwei-Faktor-Authentifizierung 2GL 2nd Generation Language (Assembler) 2L8 Too Late (Slang) 2MS Strukturierte
    [Show full text]
  • Optimizing Radar and Advanced Sensor Functions with Fpgas
    White Paper Optimizing Radar and Advanced Sensors Functions With FPGAs Introduction Modern warfare in urban and coastal environments depends heavily upon situational awareness. Soldiers in the air, at sea, and on the ground need to understand the environment around them and identify threats as early as possible. State-of-the-art military sensors have unprecedented requirements in the volume of environmental data to be measured and processed. To handle this data and provide “actionable intelligence” to the soldier as soon as possible, sensor system logic requires optimized combinations of logic and digital signal processing (DSP) density, high-speed transceivers, power-versus-performance design flexibility, and high-assurance design flow to meet end-user requirements. As shown in Figure 1, radar systems are used in many different platform sizes, both military and non-military. As more of these systems adopt array and conformal array technologies, the digital logic requirements of these systems will increase, and need to fit into smaller components and boards. Figure 1. Radar Applications Altera’s simple and reliable tool flow, intellectual property (IP) library, and power efficient logic devices are highly advantageous to designers in the military-focused advanced sensor market. Convergence of Military Electronics Systems Military systems and vehicles traditionally have housed many separate electronic subsystems. Among the most sophisticated of these are targeting radar, surveillance radar, electronic warfare and countermeasures, imaging, and radio communications equipment. As shown in Figure 2, these functions have been converging in many military systems, utilizing multi-mode active electronically scanned arrays (AESA). This increases the digital- and state-logic requirements of the system significantly, and demands industry responses with more sophisticated fixed and programmable logic devices (PLDs).
    [Show full text]
  • FP6 OPTICON Final Report
    Final Report OPTICON Optical Infrared Co-ordination Network for Astronomy Integrating Activity implemented as Integrated Infrastructure Initiative Contract number: RII3-CT-2004-001566 Project Co-ordinator: Professor Gerard Gilmore, The Chancellor, Masters and Scholars of the University of Cambridge. Project website: www.astro-opticon.org Project Duration: 60 months from 01-01-2004 to 31-12-2008 Project funded by the European Community under the “Structuring the European Research Area” Specific Programme Research Infrastructures action Table of contents A. ACTIVITY REPORT ........................................................................................................................................ 3 1. PROGRESS REPORT..................................................................................................................................... 4 2. LIST OF DELIVERABLES.......................................................................................................................... 114 B. MANAGEMENT REPORT (FINANCIAL INFORMATION)..................................................................... 127 1. SUMMARY FINANCIAL REPORT ................................................................................................... 128 A. ACTIVITY REPORT 1. FINAL REPORT 1.1 SUMMARY OF THE ACTIVITIES AND MAJOR ACHIEVEMENTS 1.2 MANAGEMENT ACTIVITY 1.3 NETWORKING ACTIVITIES (OTHER THAN MANAGEMENT) 1.3.1 NA2: COORDINATION AND INTEGRATION OF ENO FACILITIES 1.3.2 NA3: STRUCTURING EUROPEAN ASTRONOMY 1.3.3 NA4: MECHANISMS FOR SYNERGY
    [Show full text]
  • Serial Front Panel Data Port (FPDP) Draft Standard VITA 17.1 – 199X
    Serial Front Panel Data Port (FPDP) Draft Standard VITA 17.1 – 199x Draft 0.6 January 30, 2002 This draft standard is being prepared by the VITA Standards Organization (VSO) and is unapproved. Do not specify or claim conformance to this draft standard. VSO is the Public Domain Administrator of this draft standard and guards the contents from change except by sanctioned meetings of the task group under due process. VITA Standards Organization 7825 East Gelding Drive, Suite 104 Scottsdale, AZ 85260 Ph: 602-951-8866 Fx: 602-951-0720 URL: http://www.vita.com Table of Contents Chapter 1- Introduction..........................................................................................................................5 1.1 Standard Terminology.............................................................................................................5 Chapter 2 - Scope and Purpose.............................................................................................................7 2.1 Scope ......................................................................................................................................7 2.2 Purpose ...................................................................................................................................7 2.3 References ..............................................................................................................................7 Chapter 3 ..............................................................................................................................................8
    [Show full text]
  • Curtiss-Wright / VMETRO Powermidas
    Full-service, independent repair center -~ ARTISAN® with experienced engineers and technicians on staff. TECHNOLOGY GROUP ~I We buy your excess, underutilized, and idle equipment along with credit for buybacks and trade-ins. Custom engineering Your definitive source so your equipment works exactly as you specify. for quality pre-owned • Critical and expedited services • Leasing / Rentals/ Demos equipment. • In stock/ Ready-to-ship • !TAR-certified secure asset solutions Expert team I Trust guarantee I 100% satisfaction Artisan Technology Group (217) 352-9330 | [email protected] | artisantg.com All trademarks, brand names, and brands appearing herein are the property o f their respective owners. Find the Curtiss-Wright / VMETRO M2200SR2/128 at our website: Click HERE PowerMIDASTM PMC I/O Subsystem for RACE++/RACEway & VMEbus ...essentially about bridging between: • PMC PMC • PMC Disk Recording • PMC RACE PowerMIDAS www.vmetro.com 1 Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com PowerMIDASTM PMC I/O Subsystem for RACE++/RACEway & VMEbus FEATURES • 266 MBytes/sec RACE++ 2nd generation RACEway compatible • Dual-Port RACE using two PXB++ (optional) • Twin 64-bit PCI buses each with 266 MBytes/sec bandwidth • 100 MHz i960RN I/O processor with 532 MBytes/sec Local Memory bandwidth • Twin i960RN version gives > 1 GByte/sec Memory bandwidth • One or two MPC 8240 PowerPC allows protocol- intensive I/O processing • “Swinging Buffers” operation for continuous Data Acquisition applications i960RN: max MB/s • Onboard Fast Ethernet I/F For streaming oriented applications • Ruggedized and Extended temperature range versions available A central element of the PowerMIDAS is the Intel i960RN processor.
    [Show full text]
  • Curtiss-Wright / Systran Fibrextreme Manual (Pdf)
    Full-service, independent repair center -~ ARTISAN® with experienced engineers and technicians on staff. TECHNOLOGY GROUP ~I We buy your excess, underutilized, and idle equipment along with credit for buybacks and trade-ins. Custom engineering Your definitive source so your equipment works exactly as you specify. for quality pre-owned • Critical and expedited services • Leasing / Rentals/ Demos equipment. • In stock/ Ready-to-ship • !TAR-certified secure asset solutions Expert team I Trust guarantee I 100% satisfaction Artisan Technology Group (217) 352-9330 | [email protected] | artisantg.com All trademarks, brand names, and brands appearing herein are the property o f their respective owners. Find the Curtiss-Wright / Systran SL240 at our website: Click HERE ® SL100/SL240 Hardware Reference for PCI, PMC, and CPCI Cards Document No. F-T-MR-S2PCIPMC-A-0-AI Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com FOREWORD The information in this document has been carefully checked and is believed to be accurate; however, no responsibility is assumed for inaccuracies. Curtiss-Wright Controls, Inc. reserves the right to make changes without notice. Curtiss-Wright Controls, Inc. makes no warranty of any kind with regard to this printed material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. ©Copyright 2007 Curtiss-Wright Controls, Inc. All rights reserved. SL100/SL240 Dual-Port Memory FIFO U.S. Patent #6,259,648. All Curtiss-Wright LinkXchange products referred to in this document are protected by one or both of the following U.S.
    [Show full text]
  • Serial Port Protocol Analyzer
    Serial Port Protocol Analyzer Adventitious or affronted, Ez never wadings any tromometers! Berberidaceous Juergen outjest gratingly while Merrel always blots his disuses gluttonising roaringly, he instigate so stolidly. Dominical Odie wall no tangent disillusionise stunningly after Duke lallygagging despondingly, quite droughtiest. Thank you all serial port to exchange or drag with performance measurements on our main menu selection that matches your device so on contents to the oscilloscope Free Network Protocol Analyzer Features. TOP 5 Serial Port Monitors software DEV Community. Hardware serial port communication monitor One Transistor. Serial Port Monitors Top 10 apps and their features you need. FREE RS232 Serial Monitor Protocol Analyzer Terminal. Protocol analyzers Test and measurement software. This instrument is also referred to as Protocol within WaveForms Prerequisites A Digilent Test Measurement Device with Digital InputOutput Channels Analog. Unbounded Labs Protocol Analyzer Manual. Until the data quickly see the following screen, which will appear as you. The already feature which meant sometimes called port mirroring or port monitoring selects network traffic for analysis by special network analyzer The network analyzer. Dce as protocol packets are already opened by another protocol is asynchronous sampling fast and protocols into memory resources. To monitor our serial monitor is either true knowledge it intercepts calls between an application and a serial port driver. Also lets you are usually inexpensive thanks for the async signal analysis, with a com interface. In 1995 and replaces the serial parallel mouse and keyboard ports. Simply running the above to save a variety of. Your it will expedite your own this software such as well as shown below to install the older versions are quite a quality while trying for? RS232 Sniffer Serial Protocol Analyzer EZ-Tap Pro.
    [Show full text]
  • CMC Hardware Reference Manual
    SL100X/SL240X Hardware Reference for Carrier and Rehostable CMC FPDP Cards Document No. F-T-MR-S3FPDP##-A-0-A3 FOREWORD The information in this document has been carefully checked and is believed to be accurate; however, no responsibility is assumed for inaccuracies. Systran reserves the right to make changes without notice. Systran makes no warranty of any kind with regard to this printed material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Copyright 2003, Systran Corporation. All Rights Reserved. SL100/SL240 Dual-Port Memory FIFO U.S. Patent #6,259,648 ® is a registered trademark of Systran Corporation. ® is a registered trademark of Systran Corporation. ® is a registered trademark of Systran Corporation. ® is a registered trademark of Systran Corporation. Any reference made within this document to equipment from other vendors does not constitute an endorsement of their product(s). Revised: August 12, 2003 Systran Corporation 4126 Linden Avenue Dayton, OH 45432-3068 USA (800) 252-5601(U.S. only) (937) 252-5601 FCC This product is intended for use in industrial, laboratory or military environments. This product uses and emits electromagnetic radiation, which may interfere with other radio and communication devices. The user may be in violation of FCC regulations if this device is used in other than the intended market environments. CE As a component part of another system, this product has no intrinsic function and is therefore not subject to the European Union CE EMC
    [Show full text]
  • SL100/SL240 API Guide Document No
    ® SL100/SL240 API Guide Document No. F-T-ML-S2AP1###-A-0-A9 FOREWORD The information in this document has been carefully checked and is believed to be accurate; however, no responsibility is assumed for inaccuracies. Curtiss-Wright Controls, Inc. reserves the right to make changes without notice. Curtiss-Wright Controls, Inc. makes no warranty of any kind with regard to this printed material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. ©Copyright 2008, Curtiss-Wright Controls, Inc. All Rights Reserved. ® is a registered trademark of Curtiss-Wright Controls, Inc. All Rights Reserved. VxWorks® is a registered trademark of Wind River Systems. Tornado® is a registered trademark of Wind River Systems. Windows® is a registered trademark of the Microsoft Corporation. Sun, Sun Microsystems, Sun WorkShop Compilers C, and Solaris are trademarks or registered trademarks of Sun Microsystems, Inc. Any reference made within this document to equipment from other vendors does not constitute an endorsement of their product(s). Revised: July 9, 2008 Curtiss-Wright Controls Embedded Computing Data Communications Center 2600 Paramount Place Suite 200 Fairborn, OH 45324 USA (800) 252-5601(U.S. only) (937) 252-5601 TABLE OF CONTENTS 1. INTRODUCTION...................................................................................................................................... 1-1 1.1 How to Use This Manual.........................................................................................................
    [Show full text]
  • FP6 OPTICON Third Annual Report
    3rd Annual Report OPTICON Optical Infrared Co-ordination Network for Astronomy Integrating Activity implemented as Integrated Infrastructure Initiative Contract number: RII3-CT-2004-001566 Project Co-ordinator: The Chancellor, Masters and Scholars of the University of Cambridge. Contact person: Professor Gerard Gilmore Project website: www.astro-opticon.org Reporting period: from 01-01-2006 to 31-12-2006 Project funded by the European Community under the “Structuring the European Research Area” Specific Programme Research Infrastructures action Table of contents A. ACTIVITY REPORT ........................................................................................................................................ 3 1. PROGRESS REPORT..................................................................................................................................... 4 2. LIST OF DELIVERABLES.......................................................................................................................... 127 3. USE AND DISSEMINATION OF KNOWLEDGE............................................................................................. 130 ANNEXES ........................................................................................................................................................ 138 D. DETAILED IMPLEMENTATION PLAN FOR THE NEXT 18 MONTHS................................................ 139 A. ACTIVITY REPORT 1. PROGRESS REPORT 1.1 SUMMARY OF THE ACTIVITIES AND MAJOR ACHIEVEMENTS 1.2 MANAGEMENT ACTIVITY 1.3 NETWORKING
    [Show full text]
  • Fiber Optic Interface
    Agilent E1438 VXI 100 MSa/s ADC with filters and memory User’s Guide Agilent Technologies Part Number E1438-90010 Printed in U.S.A. Print Date: December 2002, Fifth Edition © Agilent Technologies, Inc. All rights reserved. 8600 Soper Hill Road, Everett, Washington 98205-1209 U.S.A. Notices The information contained in this manual is subject to change without notice. Agilent Technologies makes no warranty of any kind with regard to this manual, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Agilent Technologies shall not be liable for errors contained herein or direct, indirect, special, incidental, or consequential damages in connection with the furnishing, performance, or use of the material. TRADEMARKS Windows®, MS Windows®, Windows NT® are U.S. registered trademarks of Microsoft Corporation. WARRANTY A copy of the specific warranty terms applicable to your Agilent Technologies product and replacement parts can be obtained from your local Sales and Service Office. This document contains proprietary information which is protected by copyright. All rights are reserved. No part of this document may be photocopied, reproduced or translated to another language without the prior written consent of Agilent Technologies, Inc.. This information contained in this document is subject to change without notice. Use of this manual and CD-ROM supplied for this pack is restricted to this product only. Additional copies of the programs can be made for security and back-up purposes only. RESTRICTED RIGHTS LEGEND Use, duplication or disclosure by the U.S. Government is subject restrictions as set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause in DFARS 252.227-7013 Agilent Technologies, Inc.
    [Show full text]