DOCSLIB.ORG

We Are Boundary-Scan

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
We Are Boundary-Scan ...We are boundary-scan. WWW.JTAG.COM datasheet Production Systems Stand-alone production system Production integration systems (DLL, LV, LW, TS, VB, .NET and EXE) Symphony and OEM systems ...We are boundary-scan. Production Systems DATA SHEET DATA SHEET Features • Broad set of production alternatives for stand-alone and integrated operation • Execution of all JTAG Technologies boundary-scan applications developed on ProVision or ‘Classic’ platforms • Player for SVF, JAM and STAPL files from third-party sources • Results collection for analysis at repair station • Built-in report generator and ticket printing facility In addition, boundary-scan can simplify test fixtures • Password-protected entry levels and product handling when compared to conventio- • Support for all popular National Instruments’ plat- nal test and programming methods such as in-circuit forms (bed-of-nails) testing and off-line device program- • Support for Microsoft Visual Basic, C, C++, ming. JTAG Technologies tools are ideal for proto- and .NET type hardware debugging and device programming, • Fault analysis to pin-level via BSD (Boundary- Scan production testing and in-system programming (ISP) Diagnostics) and JTAG Visualizer and field service. • Open architecture - links can be provided to virtu- ally all third-party ATE systems. Application development and validation Boundary-scan applications are typically prepared Overview of boundary-scan and validated by test engineering teams or individu- The JTAG Technologies product line is focused on als using the highly automated JTAG Technologies testing printed circuit boards (PCBs) and systems and ProVision development tool (Figure 1) or the prior includes on-board device programming features, all generation known as JTAG Classic. Both utilizing powerful JTAG boundary-scan technology. environments provide great flexibility in the genera- Boundary-scan compliance to IEEE 1149.1 and tion of test applications for scan path infrastructure related standards overcomes the physical access limi- testing, interconnect testing, cluster and memory tations associated with advanced integrated block testing, functional logic testing plus program- circuit packaging such as ball-grid arrays (BGAs). ming of devices such as flash memories, serial PROMs, CPLDs and embedded flash within micro- Figure 1, JTAG Technologies ProVision controllers. DFT (Design-For-Test) fault coverage 2 www.jtag.com DATA SHEET DATA SHEET Production Systems analysis is an important capability of the development - Reduced test fixture complexity and minimized tools guiding designers and test engineers in duplication/ overlap of test boundaries. achieving fault coverage goals. Analysis results can be viewed graphically using JTAG Visualizer in both A wide variety of integration choices is available, schematic and layout domains. Refer to companion grouped in three classifications: brochures on ProVision and Visualizer for more de- - Production Integration Packages (PIP), typically tailed information. used by functional test system builders - Symphony systems, consisting of all of the All test and ISP applications can be executed and software and hardware modules needed to validated in the development environment prior to upgrade an existing ICT or flying probe system delivery to the production facility. Test sequences to full JTAG Technologies boundary-scan can also be created for production testing and / or capability programming within the ProVision development tool. - OEM systems, devised by and available from Complete production test archives can then be third-party tester vendors, which incorporate exported from ProVision including the previously JTAG Technologies software and hardware prepared sequence. modules Test results are presented to the designer in a Stand-Alone Boundary-scan Station truth-table format that highlights all differences from Stand-alone boundary-scan operations may be the expected response. An optional diagnostics tool performed on a dedicated test system running JTAG analyzes the test results and indicates the location Technologies Production Stand-Alone (PSA) software of the fault or faults; JTAG Visualizer presents the featuring AEX Manager -a graphical JTAG application fault identification right on the schematic and layout executive program. drawings. PSA supports all of the boundary-scan hardware Choices for production controllers from JTAG Technologies and handles up to A wide variety of execution (run-time) software is four targets simultaneously depending on the control- available to meet different requirements. Often, a ler type. Multiple boundary-scan controllers can be stand-alone boundary-scan solution will be used from a single licence for even greater throughput. preferred for prototype debugging and for field service as well as in some production scenarios. JTAG Technologies PSA package provides the runtime The choice of a stand-alone boundary-scan strategy control and management functions through the allows the manufacturer to separate the task of struc- embedded AEX Manager. Features include If- tural testing (and associated fault diagnostics) from Then-Else conditional branching, test flow control, subsequent functional tests. Moreover, a stand-alone test report generation and results logging recorded system might be used for repetitive and possibly time- by serial number. consuming programming of flash memories and/or PLDs to ‘unload’ a more expensive in-circuit tester. A variant of the AEX Manager is also embedded within JTAG ProVision, the application generation In other cases, rather than establishing a stand-alone tools suite. Thus ProVision software not only allows station, it may be desirable to combine boundary- generation, compilation and execution of individual scan with an existing test system such as an applications, but also the generation of application in-circuit (bed-of-nails) tester, flying probe system, or ‘scripts’ or ‘sequences’. functional test system. Among the benefits of combi- Complete, validated boundary-scan application ning boundary-scan with other test methods are: scripts can then be confidently exported to - Achieving more comprehensive test coverage, production facilities by designers or test engineering taking advantage of the particular strengths of the professionals. various techniques - Reduced product handling by combining test Alternatively, a single instance of JTAG ProVision steps into one station can be used effectively for both development and - Reduced operator training, by including the production, providing a cost-effective solution in boundary-scan control and results collection caes where both activities are to be performed at the within the test plan of the existing test system same station. ...We are boundary-scan. 3 Production Systems DATA SHEET DATA SHEET Figure 2, Stand-alone boundary-scan station The production stand-alone software package (PSA) To support different types of user activities in the pro- and the alternate ProVision platform implementation, duction environment, AEX contains three password- include runtime software (execution modules) and protected levels: AEX Manager with its graphical user interface. • Developer Full access to all features allowing All production operations required for testing, the test engineer to create and flash programming, and CPLD programming using validate sequences IEEE 1532, JEDEC, SVF or JAM / STAPL formats • Engineer Used by the production supervisor can be executed. to view the progress of a sequence execution or to change operational settings Figure 4, AEX Manager Sequence Screen with a BSD report 4 www.jtag.com DATA SHEET DATA SHEET Production Systems • Operator Used by the operator to initiate Language-based PIPs (PIP / DLL, PIP / VB, PIP / LW execution of the production and PIP / Net) are used by experienced developers to sequence, perform tasks defined in add boundary-scan functions into their test executive the sequence, and observe the results programs. PIP / TS and PIP / LV offer high-level exe- cution via custom step-types and virtual instruments, The results of a boundary-scan application sequence respectively; see Figure 5 for a LabVIEW example. are presented in three levels of detail: • Pass/fail display, suitable if the technician is not expected to troubleshoot the board, but rather to send defects to the repair department. • Truth-table format, as shown in Figure 3, in which differences between actual and expected response are highlighted, allowing the user to quickly focus on problem resolution. The user can filter the results to see only the failing vectors and/or nets. • Full diagnostic output, provided by the boundary- scan diagnostic (BSD) software module, which Figure 5, Example test program using PIP for LabVIEW pin-points the fault causes and corrective action. Figure 4 is an example of the AEX manager with PIP/EXE utilizes an executive program or a batch file the corresponding BSD output screen. to launch DOS-like command lines with appropriate command line options. The reference manual inclu- During sequence execution, results data are stored in ded with this system fully documents the command a predefined location associated with the particular line operations. target board for subsequent use in repair. In addition to the built-in data storage and logging capabilities of JTAG Structural Tester Integration the stand-alone production package, the AEX Mana- JTAG Technologies’ structural test integration packa- ger contains a default interface to the widely used ges add powerful
Load more

Recommended publications
  • WP-Tests-Flying-Prob
    What Electronics Manufacturers Test and Inspect For, and Why It Matters Authors: Dan Kreider, Test Engineer, Axiom Electronics; John Kim, Manufacturing Engineer, Axiom Electronics October 2017 Test is extremely important when manufacturing low-volume/high-complexity electronics in critical applications, such as secure communications, target acquisition and destruction, or in space applications where the assembly is usually on a one-way trip that will not receive ser- vice calls. This white paper addresses what manufacturers test for and details the important testing and inspection routines from receiving the Printed Circuit Board (PCB) to testing the completed Printed Circuit Board Assembly (PCBA). Defective ICs and bad fabs are rare, and ICs. Boundary scan can be an effective test they can be difficult to detect with our auto- mode for highly complex boards. mated testers. Flying probe test strategy basi- cally assumes the Printed Circuit Board (PCB) Open solder/missing components is the is good (tested at the PCB fabrication facility). most common assembly defect category. Both A defective IC may be shorted or open across flying probe and ICT (bed-of-nails) test for a set of pins. This may lead to a failure of an these issues, particularly for passive and dis- automated test like flying probe or ICT, or it crete components. Lifted pins on IC legs (or may affect a diode junction or capacitance open solder joints on BGAs) can be detected test, otherwise the defect may go undetected. in many cases. It is possible to measure the protection diodes built into many ICs to detect JTAG/boundary-scan testing is effective at open/shorted pins or defective components.
    [Show full text]
  • Integrated Circuit Test Engineering Iana.Grout Integrated Circuit Test Engineering Modern Techniques
    Integrated Circuit Test Engineering IanA.Grout Integrated Circuit Test Engineering Modern Techniques With 149 Figures 123 Ian A. Grout, PhD Department of Electronic and Computer Engineering University of Limerick Limerick Ireland British Library Cataloguing in Publication Data Grout, Ian Integrated circuit test engineering: modern techniques 1. Integrated circuits - Verification I. Title 621.3’81548 ISBN-10: 1846280230 Library of Congress Control Number: 2005929631 ISBN-10: 1-84628-023-0 e-ISBN: 1-84628-173-3 Printed on acid-free paper ISBN-13: 978-1-84628-023-8 © Springer-Verlag London Limited 2006 HSPICE® is the registered trademark of Synopsys, Inc., 700 East Middlefield Road, Mountain View, CA 94043, U.S.A. http://www.synopsys.com/home.html MATLAB® is the registered trademark of The MathWorks, Inc., 3 Apple Hill Drive Natick, MA 01760- 2098, U.S.A. http://www.mathworks.com Verifault-XL®, Verilog® and PSpice® are registered trademarks of Cadence Design Systems, Inc., 2655 Seely Avenue, San Jose, CA 95134, U.S.A. http://www.cadence.com/index.aspx T-Spice™ is the trademark of Tanner Research, Inc., 2650 East Foothill Blvd. Pasadena, CA 91107, U.S.A. http://www.tanner.com/ Apart from any fair dealing for the purposes of research or private study, or criticism or review, as permitted under the Copyright, Designs and Patents Act 1988, this publication may only be reproduced, stored or transmitted, in any form or by any means, with the prior permission in writing of the publishers, or in the case of reprographic reproduction in accordance with the terms of licences issued by the Copyright Licensing Agency.
    [Show full text]
  • JTAG/IEEE 1149.1 Design Considerations
    JTAG/IEEE 1149.1 Design Considerations Application Report 1996 Advanced System Logic Products Printed in U.S.A. SCTA029 1196–CP JTAG/IEEE 1149.1 Design Considerations Data Book 1996 Advanced System Logic Products Printed in U.S.A. SCTA029 1196–CP Application Report JTAG/IEEE 1149.1 Design Considerations SCTA029 1 IMPORTANT NOTICE Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current. TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage (“Critical Applications”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.
    [Show full text]
  • Expanding IEEE Std 1149.1 Boundary-Scan Architecture Beyond
    As originally published in the IPC APEX EXPO Proceedings. Expanding IEEE Std 1149.1 Boundary-Scan Architecture Beyond Manufacturing Test of Printed Circuit Board Assembly Jun Balangue Keysight Technologies Singapore [email protected] Abstract This paper will discuss the expanded use of boundary-scan testing beyond the typical manufacturing test to capture structural defects on a component/devices in a printed circuit board assembly (PCBA). The following topics will be discussed to demonstrate the capability of boundary-scan test system on how we can extend beyond typical manufacturing test: 1. Boundary-scan as a complete manufacturing test system – A boundary-scan test system should be able to cover all the needs of a manufacturing test to be an effective solution. 2. Boundary-scan implementation during PCBA design stage – This topic will discuss the importance of design for test (DFT) at the early stage of PCBA design to maximize the use of boundary-scan to lower the cost of test while increasing the test coverage. 3. Implementation of boundary-scan beyond typical structural testing – While capturing structural defects are important during manufacturing test, the need for boundary-scan to include other areas beyond PCBA structural testing is now necessary. Introduction IEEE Std 1149.1 (Boundary-scan) The IEEE Std 1149.1 is an IEEE Standard for Test Access port and boundary-scan Architecture which was first released in 1990 to address the printed circuit board increasing density and manufacturing faults - such as open and shorts. The boundary-scan devices are specifically designed with internal shift registers placed between each device pin and the internal logic as shown in Figure 1.
    [Show full text]
  • Thesis Electronic In-Circuit PCB Testers Identifier PCB Tester
    i ELECTRONIC IN-CIRCUIT PCB TESTERS & IDENTIFIER PCB TESTER by W.P.Kotze July 1989 A thesis submitted in partial fulfillment of· the requirements for the Master Diploma in Technology in Electrical Engineering (Light Current) at the Cape Technikon. ii SUMMARY various types of electronic card test equipment are freely available today for different types of electronic printed circuit boards. A company certainly wants to pick the most suitable tester to suit their needs, and more importantly a tester that will fit into their bUdget. Today a company can easily import in-circuit testers that will cost well in the reglon of six figures. The cheaper the equipment go, the less features one can expect from the equipment. Like all other big decisions in life, this might also be a tough one for a company. Part one of this thesis will consider most of these questions, and will also give more insight on what type of specifications to look for. This section will also explain the different types of faults that occur, the repair costs involved, different types of card testers available and some of their features. Advanced in-circuit testing techniques will also be explained. Part two of this thesis describes the design and development of the Identifier Card Tester. The"Program Control and Impulse Sender Card", (referred to as "Identifier Card") is one of the cards used in a system called "Electronic Identifier". The electronic identifier was developed to enable a subscriber directory number, a line or equipment numbers, or in general, the origin of information and classes-of-service to be determined by way of an existing connection within a telephone exchange.
    [Show full text]
  • Dft) for Embedded Board Test
    Design for Test (DfT) for Embedded Board Test Foresighted Board Level Design for Optimal Testability and Coverage Content 1. Design for Test - Embedded Board Test .................................................................................................. 5 1.1 Why Design for Test? ......................................................................................................................... 5 1.2 Why should you care about Embedded Board Test? ..................................................................... 5 1.3 Embedded Board Test Elements ....................................................................................................... 7 2. Chip Level DfT .............................................................................................................................................. 9 2.1 Insert IEEE 1149.1 functionality into ASICs .................................................................................... 9 2.2 Insert BIST functionality into ASICs ................................................................................................. 9 3. Board Level DfT – Main ICs ...................................................................................................................... 10 3.1 Select IEEE 1149.1 compliant ICs, if possible or necessary ........................................................ 10 3.2 Request accurate BSDL files from IC manufacturers ................................................................... 11 3.3 Verify standard compliance of the BSDL files
    [Show full text]