DOCSLIB.ORG

Micro Processors and Interfacing Devices

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text

Load more

MPMC Course File Contents required for course file 1. Cover Page 2. Syllabus copy 3. Vision of the Department 4. Mission of the Department 5. PEOs and POs 6. Course objectives and outcomes 7. Brief notes on the importance of the course and how it fits into the curriculum 8. prerequisites 9. Instructional Learning Outcomes 10. Course mapping with PEOs and POs 11. Class Time Table 12. Individual Time Table 13. Micro Plan with dates and closure report 14. Detailed notes 15. Additional topics 16. University Question papers of previous years 17. Question Bank 18. Assignment topics 19. Unit wise Quiz Questions 20. Tutorial problems 21. Known gaps ,if any 22. Discussion topics 23. References, Journals, websites and E-links 24. Quality Control Sheets 25. Student List 26. Group-Wise students list for discussion topics 1.cover page GEETHANJALI COLLEGE OF ENGINEERING AND TECHNOLOGY DEPARTMENT OF Electronics and Communication Engineering (Name of the Subject ) : Microprocessors and Microcontrollers Course file (JNTU CODE – 56012) Programme : UG Branch: EEE Version No : 0 Year: III Document No: GCET/ECE/56012/01 Semester: II No. of pages : Classification status (Unrestricted / Restricted ) : Unrestricted Distribution List : Dept. Library, Dept Office, Concerned Faculty Prepared by Updated by: 1) Name : M.Laxmi 1) Name 2) Sign : 2) Sign : 3) Design : Assoc. Professor. 3) Design 4) Date : 12/12/2014 4) Date : Verified by : 1) Name : * For Q.C Only. 2) Sign : 1) Name : 3) Design : 2) Sign : 4) Date : 3) Design : 4) Date : Approved by : (HOD ) 1) Name : 2) Sign : 3) Date : 2. Syllabus copy JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY III YEAR B.TECH.EEE-IISEM (56012) MICROPROCESSORS AND MICROCONTROLLERS UNIT-1 8080 Architecture: Introduction to 8085 microprocessor, Architecture of 8086 Microprocessor – functional diagram description, Register organization, memory segmentation, Programming model, memory addresses, Physical memory organization, Signal description of 8086,Common function signals, maximum and minimum mode signals, Timing diagrams, Interrupts of 8086 UNIT-2 Instruction set and assembly language programming of 8086: Instruction formats, addressing modes, Instruction set, Assembler directives, macros, Simple programs involving logical, branch and call instructions, sorting, evaluating arithmetic expressions, string manipulations UNIT-3 I/O interface:8255-PPI,various Modes of operation and interfacing to 8086 ,Modes of operation and interfacing to 8086, Interfacing keyboard, display, Stepper motor interfacing, D/A and A/D converter UNIT-4 Interfacing with advanced devices: Memory interfacing to 8086, Interrupt structure of 8086, vector interrupt table, interrupt service routine, Introduction to DOS and BIOS interrupts ,interfacing Interrupt controller-8259, DMA controller 8257 to 8086 UNIT-5 Communication interface: Serial communication standards, serial data transfer schemes, 8251 USART architecture and interfacing, RS-232, IEEE-488, Prototyping and troubleshooting UNIT-6 Introduction to microcontrollers: Overview of 8051 microcontrollers, Architecture, I/O ports, memory organization, Addressing modes, Instruction set of 8051, Simple programs on 8051 UNIT-7 8051 real time control: Interrupts, Timer/counters and Serial communication, Programming timer interrupts, Programming external hardware interrupts, Programming the serial communication interrupts, Programming 8051 timers/counters. UNIT-8 The AVR RISC microcontroller architecture: Introduction, AVR family architecture, registers file, the ALU, memory access and Instruction Execution, I/O memory. EEPROM, I/O ports, timers, UART, Interrupt structure. 3.Vision of the Department To impart quality technical education in Electronics and Communication Engineering emphasizing analysis, design/synthesis and evaluation of hardware/embedded software using various Electronic Design Automation (EDA) tools with accent on creativity, innovation and research thereby producing competent engineers who can meet global challenges with societal commitment. 4. Mission of the Department i. To impart quality education in fundamentals of basic sciences, mathematics, electronics and communication engineering through innovative teaching-learning processes. ii. To facilitate Graduates define, design, and solve engineering problems in the field of Electronics and Communication Engineering using various Electronic Design Automation (EDA) tools. iii. To encourage research culture among faculty and students thereby facilitating them to be creative and innovative through constant interaction with R & D organizations and Industry. iv. To inculcate teamwork, imbibe leadership qualities, professional ethics and social responsibilities in students and faculty 5.PEOs and POs Program Educational Objectives of B. Tech (ECE) Program : I. To prepare students with excellent comprehension of basic sciences, mathematics and engineering subjects facilitating them to gain employment or pursue postgraduate studies with an appreciation for lifelong learning. II. To train students with problem solving capabilities such as analysis and design with adequate practical skills wherein they demonstrate creativity and innovation that would enable them to develop state of the art equipment and technologies of multidisciplinary nature for societal development. III. To inculcate positive attitude, professional ethics, effective communication and interpersonal skills which would facilitate them to succeed in the chosen profession exhibiting creativity and innovation through research and development both as team member and as well as leader. Program Outcomes of B.Tech ECE Program 1. An ability to apply knowledge of Mathematics, Science, and Engineering to solve complex engineering problems of Electronics and Communication Engineering systems. 2. An ability to model, simulate and design Electronics and Communication Engineering systems, conduct experiments, as well as analyze and interpret data and prepare a report with conclusions. 3. An ability to design an Electronics and Communication Engineering system, component, or process to meet desired needs within the realistic constraints such as economic, environmental, social, political, ethical, health and safety, manufacturability and sustainability. 4. An ability to function on multidisciplinary teams involving interpersonal skills. 5. An ability to identify, formulate and solve engineering problems of multidisciplinary nature. 6. An understanding of professional and ethical responsibilities involved in the practice of Electronics and Communication Engineering profession. 7. An ability to communicate effectively with a range of audience on complex engineering problems of multidisciplinary nature both in oral and written form. 8. The broad education necessary to understand the impact of engineering solutions in a global, economic, environmental and societal context. 9. A recognition of the need for, and an ability to engage in life-long learning and acquire the capability for the same. 10. A knowledge of contemporary issues involved in the practice of Electronics and Communication Engineering profession 11. An ability to use the techniques, skills and modern engineering tools necessary for engineering practice. 12. An ability to use modern Electronic Design Automation (EDA) tools, software and electronic equipment to analyze, synthesize and evaluate Electronics and Communication Engineering systems for multidisciplinary tasks. 13. Apply engineering and project management principles to one's own work and also to manage projects of multidisciplinary nature. 6..Course objectives and outcomes Course objectives : 1. To understand the basic 8, 16 bit microprocessor architecture and its functionalities. 2. To understand the programming model of microprocessor. 3. To develop the microprocessor based programs for various applications. 4. To make the interfacing in between microprocessor and various peripherals. 5. To develop DOS/BIOS programs. 6. To develop the microcontroller based programs for various applications. 7. To enable the students to understand basic feature of 8051 and AVR controller 8. course outcomes: 1. Basic understanding of microprocessors and microcontrollers architectures and its functionalities. 2. esign and develop Microprocessor/ microcontroller based systems for real time applications using low level language like ALP 7. Brief notes on the importance of the course and how it fits into the curriculum 1. The student will be able to understand the basic microprocessors architecture its functionality.and to interface with I/O devices. 2. This courset will gives the knowledge to understand the advanced processors and its interfacing with various devices. 3. It will be the base for embedded system design. 4. The course will be usefull for understanding computer organization and advanced systems. 8.Pre Requisites: Swithing Theory & Logic Design ,Computer Organization. 9.Instructional Learning Outcomes 1) students will gain knowledge on Architecture of 8086 Microprocessor and its function and flags. 2) students will gain knowledge on programming using logical and call instructions.students will gain knowledge on how to interface 8086 with 8257 and need for memory reigsters. 3) students will gain knowledge on 8255 and D/A and A/D interfacing. 4) students will gain knowledge on Interrupt structure of 8086 & 8259 PIC Architecture. 5) students will gain knowledge on 8251 USART architecture and interfacing. 6) students will gain knowledge on 8051 microcontrollers, Architecture and i/o
Recommended publications
  • Programmable Interrupt Controller

    Programmable Interrupt Controller

    Programmable Interrupt Controller Dr. Wajiha Shah Outline • Explain how the x86 executes interrupts by using the interrupt vector table and interrupt routines. • List the differences between interrupts and CALL instructions. • Describe the differences between hardware and software interrupts. • Examine the ISR for any interrupt, given its interrupt number. • Describe the function of each pin of the 8259 programmable interrupt controller (PIC) chip. • Explain the purpose of each of the four control words of the 8259 and demonstrate how they are programmed. • Examine the interrupts in x86 PC1s. 8088/86 INTERRUPTS • An interrupt is an external event that informs the CPU that a device needs its service. – In 8088/86 there are a total of 256 interrupts. • INT 00, INT 01, ..., INT FF (sometimes called TYPEs). • When an interrupt is executed the processor: – Saves the flag register (FR), instruction pointer (IP), and code segment register (CS) on the stack,. – Goes to a fixed memory location. • In x86, always four times the value of the interrupt number. 8088/86 INTERRUPTS interrupt service routine (ISR) 1. When an interrupt is invoked it is asked to run a program to perform a certain service. 2. There must be a program associated with every interrupt . 3. This program is commonly referred to as an interrupt service routine (ISR), and also called the interrupt handler. 4. When an interrupt is invoked, the CPU runs the interrupt service routine. 8088/86 INTERRUPTS interrupt service routine (ISR) – For every interrupt there are allocated four bytes of memory in the interrupt vector table. – Two bytes for the IP. – Two for the CS of the ISR.
  • 16-Bit MS-DOS Programming (MS-DOS & BIOS-Level Programming )

    16-Bit MS-DOS Programming (MS-DOS & BIOS-Level Programming )

    Microprocessors (0630371) Fall 2010/2011 – Lecture Notes # 20 16-Bit MS-DOS Programming (MS-DOS & BIOS-level Programming ) Objectives Real-Address Mode MS-DOS Memory Organization MS-DOS Memory Map Interrupts Mechanism—Introduction Interrupts Mechanism — Steps Types of Interrupts 8086/8088 Pinout Diagrams Redirecting Input-Output INT Instruction Interrupt Vectoring Process Common Interrupts Real-Address Mode Real-address mode (16-bit mode) programs have the following characteristics: o Max 1 megabyte addressable RAM o Single tasking o No memory boundary protection o Offsets are 16 bits IBM PC-DOS: first Real-address OS for IBM-PC Later renamed to MS-DOS, owned by Microsoft MS-DOS Memory Organization Interrupt Vector Table BIOS & DOS data Software BIOS MS-DOS kernel Resident command processor Transient programs Video graphics & text Reserved (device controllers) ROM BIOS MS-DOS Memory Map Address FFFFF R O M BIO S F0000 Reserved C0000 Video Text & Graphics B8000 V R A M Video Graphics A0000 Transient Command Processor Transient Program Area (available for application programs) Resident Command Processor 640K R A M DOS Kernel, Device Drivers Software BIOS BIOS & DOS Data 00400 Interrupt Vector Table 00000 Interrupt Mechanism—Introduction Devices such as the keyboard, the monitor, hard disks etc. can cause such interrupts, when they require service of some kind, such as to get or receive a byte. For example, when you press a key on the keyboard this causes an interrupt. When the Microprocessor is interrupted, it completes the current instruction, and then pushes onto the stack the flags register plus the address of the next instruction (the return address).
  • 8259 Programmable Interrupt Controller

    8259 Programmable Interrupt Controller

    edge of each clock pulse. When the counter reaches zero, the OUT goes low and the counter is reloaded with the full count and the whole process is repeated. 3) In this way, if the count is odd, the output will be high for (n+1)/2 counts and low for (n-1)/2 count MODE 4 : Software Triggered Strobe In this mode , the OUT is high; It goes low for one clock period at the end of the count. The count must be loaded subsequently outputs MODE 5 : Hardware triggered strobe (Retriggerable). Initially, the out is low, and when the gate pulse is triggered from low to high, The count begins. At the end of count, the OUT goes low for one clock period. 8259 programmable interrupt controller 8259 is Programmable Interrupt Controller (PIC) It is a tool for managing the interrupt requests. 8259 is a very flexible peripheral controller chip: PIC can deal with up to 64 interrupt inputs interrupts can be masked various priority schemes can also programmed. There are 5 hardware interrupts and 2 hardware interrupts in 8085 and 8086 respectively. But by connecting 8259 with CPU, we can increase the interrupt handling capability. 8259 combines the multi interrupt input sources into a single interrupt output. Interfacing of single PIC provides 8 interrupts inputs from IR0-IR7. For example, Interfacing of 8085 and 8259 increases the interrupt handling capability of 8085 microprocessor from 5 to 8 interrupt levels. Features of 8259 PIC microprocessor – 1. Intel 8259 is designed for Intel 8085 and Intel 8086 microprocessor. 2.
  • Computers Shouldn't Be Limitations Advertising & Distribution a Handicap Is a Limitation

    Computers Shouldn't Be Limitations Advertising & Distribution a Handicap Is a Limitation

    .. No. 48 July-August 1989 $3.95 T HE MICRO TECHN I CAL J 0 URN A L Tools For The Physically Impaired What's important to people who have handicaps? We asked them. (Their responses may surprise you.) The Adventure Begins page 8 Dallas Vordahl demonstrates what you can do with a computer, a mouthstick, and a very limited amount of head motion. Writing Software For page 16 The Blind Don' t exclude the blind from your next software package. File Transfer Via The page 20 Parallel Port The LIMBO Project page 28 Build a maze-running robot. And More ... Debugging A Processor page 44 Growing Your Own page 66 Software Business Great SOGs page 83 And Much, Much, More 07 a 7447019388 3 U[J!]£?[jj) J/@[J!]£? !fJ©llfU/5Ju O[jj)(]@ (j] /JJ@r:'.JQ£?fj[J!]O /LfI1@@£?(JJ(]@£?J/ (j][jj)@ @[jj)@]O[jj)QQ£?O[jj)@] (]@@ODDD Introducing ... The PC-LabCard Family Only from HSC Electronic Supply Digital 1/0 and Prototype Development IBM PC/XT/AT and it's Counter Card compatible models are moving into Card Industrial/Laboratory applications at • 32 Digital Input Channels • Large breadboard area (3290 holes) - TTL compatible an increasing rate. The reasons for • Independent memory and I/O address - Low loading: 0.2 rnA at O.4V input this include their price/performance decoders built-in • 32 Digital Output Channels ratio and short user learning curve. • Memory and I/O ports are jumper - TTL compatible PC-based data acquisition boards selectable - Driving capacity: Sink 24 rnA, are now taking the place of the • All bus signals are buffered, marked, source 15 rnA and ready for use • Intel 8253 Timer/Counter traditional data loggers or recorders - 3 channels of timer/counter which cost several times more.
  • Atmega328p Xplained Mini User Guide

    Atmega328p Xplained Mini User Guide

    USER GUIDE ATmega328P Xplained Mini User Guide Introduction This user guide describes how to get started with the Atmel® ATmega328P Xplained Mini board. The ATmega328P Xplained Mini evalutation kit is a hardware platform to evaluate the Atmel ATmega328P microcontroller. The evaluation kit comes with a fully integrated debugger that provides seamless integration with Atmel Studio 6.2 (and later version). The kit provides access to the features of the ATmega328P enabling easy integration of the device in a custom design. 42287A-MCU-05/2014 Table of Contents Introduction .................................................................................... 1 1. Getting Started ........................................................................ 3 1.1. Features .............................................................................. 3 1.2. Design Documentation and Related Links .................................. 3 1.3. Board Assembly .................................................................... 3 1.3.1. In Customer Development Assembly ............................. 3 1.3.2. Connecting an Arduino Shield ..................................... 3 1.3.3. Standalone Node ...................................................... 3 1.4. Connecting the Kit ................................................................. 3 1.4.1. Connect the Kit to Atmel Studio ................................... 3 1.4.2. Connect the Target UART to the mEBDG COM Port ......... 3 1.5. Programming and Debugging .................................................
  • Intel 8255 - Wikipedia, the Free Encyclopedia

    Intel 8255 - Wikipedia, the Free Encyclopedia

    Intel 8255 - Wikipedia, the free encyclopedia http://en.wikipedia.org/wiki/Intel_8255 Intel 8255 From Wikipedia, the free encyclopedia The Intel 8255 (or i8255 ) Programmable Peripheral Interface ( PPI ) chip is a peripheral chip originally developed for the Intel 8085 microprocessor, [1] and as such is a member of a large array of such chips, known as the MCS-85 Family . This chip was later also used with the Intel 8086 and its descendants. It was later made (cloned) by many Intel D8255 other manufacturers. It is made in DIP 40 and PLCC 44 pins encapsulated versions. [2] Contents 1 Similar chips 2 Uses in computers 3 Functional block of 8255 4 Operational modes of 8255 5 Bit set/reset (BSR) mode 6 Input/Output mode 6.1 Control Word Format 6.2 Mode 0 - simple I/O 6.2.1 Mode 1 – input mode 6.2.2 Mode 0 - output mode 6.3 Mode 1 6.4 Mode 2 Pinout of i8255 7 References 8 External links Similar chips The 8255 is used to give the CPU access to programmable parallel I/O,[3] and is similar to other such chips like the MOS Technology 6522 (Versatile Interface Adapter) and the MOS Technology CIA (Complex Interface Adapter) all developed for the 6502 family. Other such chips are the 2655 Programmable Peripheral Interface from the Signetics 2650 family of microprocessors, the Motorola 6820 PIA (Peripheral Interface Adapter) from the Motorola 6800 family, the Western Design Center WDC 65C21, an enhanced 6520, and many others. However, most often the functionality 8255 offered is now not implemented with the 8255 chip itself any more, but is embedded in a larger VLSI chip as a subfunction.
  • Getting Started with STK200 Dragon Introduction This Guide Is Designed to Get You up and Running with Main Software and Hardware

    Getting Started with STK200 Dragon Introduction This Guide Is Designed to Get You up and Running with Main Software and Hardware

    Getting Started with STK200 Dragon Introduction This guide is designed to get you up and running with main software and hardware. As you work through it, there could be lots of details you do not understand, but these are covered in books and other documentation that you can read later. The main software package is AVRStudio, which is Atmel’s Integrated Development Environment or IDE. There is also a plugin C Compiler module called WinAVR that compiles C programs within AVRStudio. The Kanda installer will install these packages and copy documentation to a folder on your hard drive. Default install path is C:\Program Files\STK200 Dragon AVRStudio has its own Atmel-AVR Tools folder in Program Files, and can be run from there or you can run from desktop icon. WinAVR never needs to be run directly, only from AVRStudio. The AVRStudio IDE is designed for writing source code, in C (.c files) or assembler (.asm files). These are then built or compiled into object code (.hex files) for programming into the AVR using ISP or debug files (.elf files) to step through the code. The AVR Dragon hardware is a programmer and In Circuit Emulator (ICE) in one tool. Once source code is built, it can be programmed into the AVR using ISP, which will just run the code or it can be set in Debug mode (using DebugWire or JTAG )that allows you to examine the code operation to find bugs. There are two Debug methods depending on the AVR device you are using • JTAG Mode for AVR devices with 40-pins or more • DebugWire for smaller pin-count devices.
  • Power Debugger [USER GUIDE] 2 Atmel-42696D-Power-Debugger User Guide-10/2016 5.2.5

    Power Debugger [USER GUIDE] 2 Atmel-42696D-Power-Debugger User Guide-10/2016 5.2.5

    Programmers and Debuggers Power Debugger USER GUIDE Atmel-42696D-Power-Debugger_User Guide-10/2016 Table of Contents 1. The Atmel Power Debugger...................................................................................... 4 1.1. Kit Contents..................................................................................................................................5 2. Getting Started with the Power Debugger................................................................. 6 3. Connecting the Power Debugger...............................................................................8 3.1. Connecting to AVR and SAM Target Devices...............................................................................8 4. Detailed Use Cases.................................................................................................10 4.1. Low-power Application............................................................................................................... 10 4.1.1. Requirements.............................................................................................................. 10 4.1.2. Initial Hardware Setup................................................................................................. 10 4.1.3. Connections.................................................................................................................12 4.1.4. Disabling the debugWIRE Interface.............................................................................13 4.1.5. Disabling On-board Power Supply on the Xplained
  • The Programmable Interrupt Controller

    The Programmable Interrupt Controller

    The Programmable Interrupt Controller SYSC-3006 Interrupt Controller • Before : The 8086 processor has two hardware interrupt signals • We’ve seen at least 2 interrupt sources. 8086 Timer Keyboard NMI INTR (INT 8) (INT 9) bus • “Decides from which vector table location to load ISR address” SYSC-3006 Interrupt Vectors: Deciding which ISR to run • Auto-vectored interrupts: vector predefined as part of CPU design – For each HW signal, CPU goes to a particular interrupt-type in vector table. – 8086 Example: NMI (auto-vectored -> Interrupt-type 2) • NMI asserted, 8086 executes INT type 2 interrupt behaviour: – save processor state – obtain ISR address from vector 2 (memory address 0:8) – execute type 2 ISR • More than one device shares the NMI signal? (e.g. RAM and power supply) – NMI ISR must check (poll) each device (which one caused the interrupt?) SYSC-3006 Interrupt Vectors: Deciding which ISR to run • Vectored interrupts: vector determined during systems design. – CPU performs “interrupt-acknowledge” cycle -> reads interrupt-type from data bus • Interrupting device can provide interrupt-type • 8086: interrupt controller (IC) External hardware – Vectored interrupts: robust method for multiple devices connected to single interrupt line (no polling!) • Interrupt-type: mapping to unique ISR for each device • Interrupt controller acts as a multiplexer – 8086 Example: INTR is a vectored interrupt SYSC-3006 Interrupt Controller • Interrupt controller acts as a funnel for multiple device interrupts – Allows many devices to share the 8086’s single
  • And PC 750 (Type 6887)

    And PC 750 (Type 6887)

    Technical Information Manual PC 730 (Type 6877) and PC 750 (Type 6887) Technical Information Manual IBM PC 730 (Type 6877) and PC 750 (Type 6887) Note Before using this information and the product it supports, be sure to read the general information under Appendix B, “Notices and Trademarks” on page 65. First Edition (June 1996) The following paragraph does not apply to the United Kingdom or any country where such provisions are inconsistent with local law: INTERNATIONAL BUSINESS MACHINES CORPORATION PROVIDES THIS PUBLICATION “AS IS” WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. Some states do not allow disclaimer of express or implied warranties in certain transactions, therefore, this statement may not apply to you. This publication could include technical inaccuracies or typographical errors. Changes are periodically made to the information herein; these changes will be incorporated in new editions of the publication. IBM may make improvements and/or changes in the product(s) and/or the program(s) described in this publication at any time. It is possible that this publication may contain reference to, or information about, IBM products (machines and programs), programming, or services that are not announced in your country. Such references or information must not be construed to mean that IBM intends to announce such IBM products, programming, or services in your country. Requests for technical information about IBM products should be made to your IBM reseller or IBM marketing representative. IBM may have patents or pending patent applications covering subject matter in this document.
  • 8253/8253·5 Programmable Interval Timer

    8253/8253·5 Programmable Interval Timer

    TABLE OF CONTENTS HOW TO CONFIGURE YOUR SYSTEM SUPPORT 1 IN UNDER 5 MINUTES, WITHOUT READING THE MANUAL • • •• 5 Other options and jumpers ••••• 6 Important note about system memory 6 ABOUT SYSTEM SUPPORT 7 Technical overview • 7 CONFIGURING THE SYSTEM SUPPORT 1 9 Setting I/O address 9 Setting memory address •• 10 Other memory options • • • • • • • • • 11 Disabling the memory • • 11 Global/extended address selection 11 Phantom* response options •••• 12 Battery back-up for CMOS RAM • • 12 Wait states ••••••••••• 12 Using higher speed 9511A or 9512 • 13 Interrupt jumpers and options 13 Using a 9511 or 9512 with interrupts 15 Interval timer options • • • • • • • 15 Configuring the serial channel • • • • 16 Other miscellaneous hardware options 17 Connecting the battery • • • • 18 Mounting the battery holder 18 Replacing the battery • • • • • 18 I/O port map • • • • • • • • 19 PROGRAMMING CONSIDERATIONS FOR THE SYSTEM SUPPORT 1 20 Power-up initialization • • • • 20 Programming the serial channel 20 UART initialization • • • • • • • • • • 25 Sample UART program • • • • • 25 Programming the real time clock • • • • 26 Clock programming sequence • • • • 28 Sample clock program • • • • • • • • • • 29 Programming the interrupt controllers 35 Important note about using DDT to debug interrupts 35 "INTEL 8259A Programmable Interrupt Controller". 36 Initializing the 8259A • • • • • • • • • • • 56 Routine for initializing master/slave 8259As 56 Disabling the 8259As •••••••••••• 57 Programming the interval timer. • • • • • • •••• 58 "INTEL 8253/8253-5
  • 15 Pecision System Clock Architecture

    15 Pecision System Clock Architecture

    Pecision System Clock Architecture 15 Pecision System Clock Architecture “Time iz like money, the less we hav ov it teu spare the further we make it go.” Josh Billing Encyclopedia and Proverbial Philosophy of Wit and Humor, 1874 225 Pecision System Clock Architecture Limitations of the Art Over the almost three decades that NTP has evolved, accuracy expectations have improved from 100 ms to less than 1 ms on fast LANs with multiple segments interconnected by switches and less than a few milliseconds on most campus and corporate networks with multiple subnets interconnected by routers. Today the practical expectations with a GPS receiver, PPS signal and precision kernel support are a few microseconds. In principle the ultimate expectations are limited only by the 232-ps resolution of the NTP timestamp format or about the time light travels three inches. Improving accuracy expectations below the PPS regime is proving intricate and tricky. In this chapter we turn to the most ambitious means available to minimize errors in the face of hardware and software not designed for extraordinary timekeeping. First we examine the hardware and software components for a precision system clock and evolve an optimal design. Next we survey timestamping techniques using both hardware, driver and software methods to minimize errors due to media, device and operating system latencies. Finally, we explore the IEEE 1588 Precision Time Protocol (PTP), how it is used in a high speed LAN, and how it and NTP can sail in the same boat. The parting shots section proposes a hardware assisted design which provides performance equivalent to PTP with only minimal modifications to the Unix operating system kernel.