A Flash Storage Technical and Economic Primer

Total Page:16

File Type:pdf, Size:1020Kb

A Flash Storage Technical and Economic Primer A Flash Storage Technical and Economic Primer By Mark May Storage Consultant, By James Green, vExpert Virtualization Consultant and Scott D. Lowe, vExpert Co-Founder, ActualTech Media March, 2015 Table of Contents TABLE OF CONTENTS ........................................................................................................................................ 2 HISTORY ........................................................................................................................................................... 3 TECHNICAL CHARACTERISTICS .......................................................................................................................... 3 FLASH CELLS ............................................................................................................................................................. 3 Single Level Cell Media ...................................................................................................................................... 4 Multi-Level Cell Media ....................................................................................................................................... 5 Triple Level Cell Media ....................................................................................................................................... 6 Real World Media Type Impact ......................................................................................................................... 6 UNDER THE HOOD: PHYSICAL AND LOGICAL ORGANIZATION ............................................................................................. 7 DRIVE ARCHITECTURE ................................................................................................................................................. 8 Drive Enclosure .................................................................................................................................................. 8 Controller ........................................................................................................................................................... 8 FLASH MEDIA ECONOMICS ............................................................................................................................. 11 STORAGE COST METRICS ........................................................................................................................................... 11 Performance: Cost per IOPS ............................................................................................................................. 11 Capacity: Cost per GB ...................................................................................................................................... 11 The Break-Even for Flash ................................................................................................................................. 12 DATA REDUCTION .................................................................................................................................................... 12 Data Reduction for Capacity ............................................................................................................................ 13 Data Reduction for Performance ..................................................................................................................... 14 CONCLUSION .................................................................................................................................................. 16 SUMMARY ..................................................................................................................................................... 16 ActualTech Media © 2015. All rights reserved. Under no circumstances should this document be sold, copied, or reproduced in any way except with written permission. The information contained with the document is given in good faith and is believed to be accurate, appropriate and reliable at the time it is given, but is provided without any warranty of accuracy, appropriateness or reliability. The author does not accept any liability or responsibility for any loss suffered from the reader’s use of the advice, recommendation, information, assistance or service, to the extent available by law. A Flash Storage Technical and Economic Primer Page 2 History Flash memory is a type of non-volatile memory storage, which can be electrically erased and programmed. What was the event that precipitated the introduction of this new storage medium? Well, it started in the mid-1980s, when Toshiba was working on a project to create a replacement for the EEPROM, a low-cost type of non-volatile memory, which could be erased and reprogrammed. The problem with the EEPROM was its cumbersome erasure process; it needed to be exposed to an ultraviolet light source to perform a complete erasure. To overcome this challenge, the E2PROM was created. The E2PROM type of memory cell was block erasable, but it was eight times the cost of the EEPROM. The high cost of the E2PROM led to rejection from consumers who wanted the low cost of EEPROM coupled with the block erasable qualities of the E2PROM. This market desire led to the creation of what became known as the NOR architecture at Toshiba. While Toshiba was the first to create a NOR-based flash memory cell, the first commercially successfully design did not arrive until the late 1980s and was known as the ETOX Cell. The ETOX cell was slow to write and slow to erase, but was quick to read. This low-capacity NOR architecture became the industry standard replacement for read-only memory. From there came new advances in storage technology, which has had a radical impact on the storage market as well as on data center economics. This paper discusses both the technical aspects of flash storage as well as the economic impact it has had. Technical Characteristics In the late 1980s, Toshiba introduced a new kind of architecture — the NAND architecture —which had a significantly lower cost-per-bit, a much larger capacity, and performance improvements in every area. The larger capacity made it suitable for storing data. Today’s flash-based storage systems are direct descendants on this architecture. In the following sections, discover the technology underpinnings that make these speedy systems work in the modern data center. Flash Cells The key component of a flash storage device is the cell. Information is stored in groups of memory cells comprised of floating-gate transistors (Figure 1). Information is comprised of 1s and 0s which are stored as electrons inside the floating-gate transistor. Think of this transistor as a light switch that can be either on or off. The light will stay on until turned off just as data will reside in flash media until it is erased. This statefulness (the ability to retain information) of the data is made possible by the floating gate. A Flash Storage Technical and Economic Primer Page 3 Control Gate Insulating Oxide Floating Gate N+ Source N+ Drain Figure 1 - Floating-gate transistor The floating-gate is isolated, insulated all around by an oxide layer, with no electrical contacts. This means that any electrons placed on the floating-gate are literally trapped until removed. This persistence is the foundation for using flash memory as storage. For electrons to be placed on the floating gate, they must penetrate the insulating material used for isolation. In order to penetrate the insulation, the electrons must be exposed to a high voltage in a process called tunneling. Once the charged electron passes through the insulation, it lands on the floating-gate where it is then stored. The process of tunneling is the Achilles’ heel of a flash cell because it causes physical degradation to the insulation material. Each time a data store on the floating-gate needs to be reused, it has to be completely erased and then rewritten. The more this cycle of programming and erasing (called a P/E Cycle) is invoked, the more the material degrades. Thus each flash cell has a limited write endurance before the cell is completely degraded. This phenomenon is the reason that flash storage has a finite life span. Single Level Cell Media The traditional approach, which is the light switch example from earlier, is called a single-level cell (SLC). As the name suggests, only one bit of data is stored per cell (Figure 2). The SLC benefits from the highest levels of performance, lowest power consumption, and also enjoys high write endurance (more P/E cycles). These benefits result in the cost being higher on SLC than with other approaches. This fact has led to the near extinction of SLC in the storage market. Few NAND flash providers in today’s market build SLC-based systems. Value State 1 Erased 0 Programmed Figure 2 – Two SLC states yield one bit of information With SLC, the state of the cell is determined by the voltage range of the cell (Figure 3). As a charge is placed on the floating-gate, and the voltage is raised to 4.0V, the cell will be marked as “programmed.” Anything less and the cell will be considered erased. A Flash Storage Technical and Economic Primer Page 4 1 0 Voltage Figure 3 – SLC Voltage References Multi-Level Cell Media The second approach to storing data is to use what’s called the multi-level cell (MLC). As the name implies, MLC media allows a cell to have multiple storage states. Traditional MLCs allow up to four states which allows for double the number of bits to be stored on the same number of transistors as an SLC device.
Recommended publications
  • Chapter 3 Semiconductor Memories
    Chapter 3 Semiconductor Memories Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Introduction Random Access Memories Content Addressable Memories Read Only Memories Flash Memories Advanced Reliable Systems (ARES) Lab. Jin-Fu Li, EE, NCU 2 Overview of Memory Types Semiconductor Memories Read/Write Memory or Random Access Memory (RAM) Read Only Memory (ROM) Random Access Non-Random Access Memory (RAM) Memory (RAM) •Mask (Fuse) ROM •Programmable ROM (PROM) •Erasable PROM (EPROM) •Static RAM (SRAM) •FIFO/LIFO •Electrically EPROM (EEPROM) •Dynamic RAM (DRAM) •Shift Register •Flash Memory •Register File •Content Addressable •Ferroelectric RAM (FRAM) Memory (CAM) •Magnetic RAM (MRAM) Advanced Reliable Systems (ARES) Lab. Jin-Fu Li, EE, NCU 3 Memory Elements – Memory Architecture Memory elements may be divided into the following categories Random access memory Serial access memory Content addressable memory Memory architecture 2m+k bits row decoder row decoder 2n-k words row decoder row decoder column decoder k column mux, n-bit address sense amp, 2m-bit data I/Os write buffers Advanced Reliable Systems (ARES) Lab. Jin-Fu Li, EE, NCU 4 1-D Memory Architecture S0 S0 Word0 Word0 S1 S1 Word1 Word1 S2 S2 Word2 Word2 A0 S3 S3 A1 Decoder Ak-1 Sn-2 Storage Sn-2 Wordn-2 element Wordn-2 Sn-1 Sn-1 Wordn-1 Wordn-1 m-bit m-bit Input/Output Input/Output n select signals are reduced n select signals: S0-Sn-1 to k address signals: A0-Ak-1 Advanced Reliable Systems (ARES) Lab. Jin-Fu Li, EE, NCU 5 Memory Architecture S0 Word0 Wordi-1 S1 A0 A1 Ak-1 Row Decoder Sn-1 Wordni-1 A 0 Column Decoder Aj-1 Sense Amplifier Read/Write Circuit m-bit Input/Output Advanced Reliable Systems (ARES) Lab.
    [Show full text]
  • Section 10 Flash Technology
    10 FLASH TECHNOLOGY Overview Flash memory technology is a mix of EPROM and EEPROM technologies. The term “flash” was chosen because a large chunk of memory could be erased at one time. The name, therefore, distinguishes flash devices from EEPROMs, where each byte is erased individually. Flash memory technology is today a mature technology. Flash memory is a strong com- petitor to other memories such as EPROMs, EEPROMs, and to some DRAM applications. Figure 10-1 shows the density comparison of a flash versus other memories. 64M 16M 4M DRAM/EPROM 1M SRAM/EEPROM Density 256K Flash 64K 1980 1982 1984 1986 1988 1990 1992 1994 1996 Year Source: Intel/ICE, "Memory 1996" 18613A Figure 10-1. Flash Density Versus Other Memory How the Device Works The elementary flash cell consists of one transistor with a floating gate, similar to an EPROM cell. However, technology and geometry differences between flash devices and EPROMs exist. In particular, the gate oxide between the silicon and the floating gate is thinner for flash technology. It is similar to the tunnel oxide of an EEPROM. Source and INTEGRATED CIRCUIT ENGINEERING CORPORATION 10-1 Flash Technology drain diffusions are also different. Figure 10-2 shows a comparison between a flash cell and an EPROM cell with the same technology complexity. Due to thinner gate oxide, the flash device will be more difficult to process. CMOS Flash Cell CMOS EPROM Cell Mag. 10,000x Mag. 10,000x Flash Memory Cell – Larger transistor – Thinner floating gate – Thinner oxide (100-200Å) Photos by ICE 17561A Figure 10-2.
    [Show full text]
  • Fusion-Io Virtualization Reference Architecture
    A Principled Technologies reference architecture commissioned by Fusion-io, Inc. (Revised) TABLE OF CONTENTS Table of contents ..................................................................................... 2 Executive summary .................................................................................. 3 Solution considerations ............................................................................ 4 Summary of main findings ........................................................................ 5 Solution components ............................................................................... 5 Cisco UCS ............................................................................................5 VMware vSphere 5.1 ..........................................................................6 VMware Horizon View ........................................................................6 Fusion ioControl Hybrid Storage Appliance ........................................7 Cisco UCS Fusion ioDrive2 785GB adapter and Fusion ioTurbine software ..............................................................................................9 Workloads ............................................................................................. 11 Login VSI workload .......................................................................... 11 OLTP (DVD Store) workload description .......................................... 12 Exchange (Microsoft LoadGen) ........................................................ 13 Solution architecture
    [Show full text]
  • Nanotechnology ? Nram (Nano Random Access
    International Journal Of Engineering Research and Technology (IJERT) IFET-2014 Conference Proceedings INTERFACE ECE T14 INTRACT – INNOVATE - INSPIRE NANOTECHNOLOGY – NRAM (NANO RANDOM ACCESS MEMORY) RANJITHA. T, SANDHYA. R GOVERNMENT COLLEGE OF TECHNOLOGY, COIMBATORE 13. containing elements, nanotubes, are so small, NRAM technology will Abstract— NRAM (Nano Random Access Memory), is one of achieve very high memory densities: at least 10-100 times our current the important applications of nanotechnology. This paper has best. NRAM will operate electromechanically rather than just been prepared to cull out answers for the following crucial electrically, setting it apart from other memory technologies as a questions: nonvolatile form of memory, meaning data will be retained even What is NRAM? when the power is turned off. The creators of the technology claim it What is the need of it? has the advantages of all the best memory technologies with none of How can it be made possible? the disadvantages, setting it up to be the universal medium for What is the principle and technology involved in NRAM? memory in the future. What are the advantages and features of NRAM? The world is longing for all the things it can use within its TECHNOLOGY palm. As a result nanotechnology is taking its head in the world. Nantero's technology is based on a well-known effect in carbon Much of the electronic gadgets are reduced in size and increased nanotubes where crossed nanotubes on a flat surface can either be in efficiency by the nanotechnology. The memory storage devices touching or slightly separated in the vertical direction (normal to the are somewhat large in size due to the materials used for their substrate) due to Van der Waal's interactions.
    [Show full text]
  • MSP430 Flash Memory Characteristics (Rev. B)
    Application Report SLAA334B–September 2006–Revised August 2018 MSP430 Flash Memory Characteristics ........................................................................................................................ MSP430 Applications ABSTRACT Flash memory is a widely used, reliable, and flexible nonvolatile memory to store software code and data in a microcontroller. Failing to handle the flash according to data-sheet specifications can result in unreliable operation of the application. This application report explains the physics behind these specifications and also gives recommendations for the correct management of flash memory on MSP430™ microcontrollers (MCUs). All examples are based on the flash memory used in the MSP430F1xx, MSP430F2xx, and MSP430F4xx microcontroller families. Contents 1 Flash Memory ................................................................................................................ 2 2 Simplified Flash Memory Cell .............................................................................................. 2 3 Flash Memory Parameters ................................................................................................. 3 3.1 Data Retention ...................................................................................................... 3 3.2 Flash Endurance.................................................................................................... 5 3.3 Cumulative Program Time......................................................................................... 5 4
    [Show full text]
  • The Rise of the Flash Memory Market: Its Impact on Firm
    The Rise of the Flash Web version: Memory Market: Its Impact July 2007 on Firm Behavior and Author: Global Semiconductor Falan Yinug1 Trade Patterns Abstract This article addresses three questions about the flash memory market. First, will the growth of the flash memory market be a short- or long-term phenomenon? Second, will the growth of the flash memory market prompt changes in firm behavior and industry structure? Third, what are the implications for global semiconductor trade patterns of flash memory market growth? The analysis concludes that flash memory market growth is a long-term phenomenon to which producers have responded in four distinct ways. It also concludes that the rise in flash memory demand has intensified current semiconductor trade patterns but has not shifted them fundamentally. 1 Falan Yinug ([email protected]) is a International Trade Analyst from the Office of Industries. His words are strictly his own and do not represent the opinions of the US International Trade Commission or of any of its Commissioners. 1 Introduction The past few years have witnessed rapid growth in a particular segment of the 2 semiconductor market known as flash memory. In each of the past five years, for example, flash memory market growth has either outpaced or equaled that 3 of the total integrated circuit (IC) market (McClean et al 2004-2007, section 5). One observer expects flash memory to have the third-strongest market growth rate over the next six years among all IC product categories (McClean et al 2007, 5-6). As a result, the flash memory share of the total IC market has increased from 5.5 percent in 2002, to 8.1 percent in 2005.
    [Show full text]
  • Intel® Solid State Drive 730 Series Product Brief
    PRODUCT BRIEF Intel® Solid State Drive 730 Series Data Center DNA Performance Unleashed Factory overclocked 3rd generation Intel controller infused with DNA stolen from the Intel SSD Data Center Family. Optimized for Performance 730 Series + Intel® Rapid Maximize your computing experience Storage Technology = Amazing with the Intel® Solid State Drive (Intel® Performance SSD) 730 Series, built with a specially Digital Content Creation experts and qualified 3rd generation Intel con- PC Enthusiasts know the highest troller, 20nm NAND and optimized storage performance is achieved firmware. with RAID-0 configurations as SSDs Intel has taken storage a step fur- saturate the SATA interface. Comparing ther by factory overclocking these two Intel SSD 730 Series drives in a components to push the limits of RAID-0 array to a single alternative performance with a 50% increase in SSD, results in the same capacity controller speed and 20% increase in and nearly double the performance. NAND bus speed. Intel SSD 730 Series As shown below, two Intel SSD 730 are optimized for the most demanding Series drives in a RAID-0 configuration tasks including digital content creation, can provide throughput numbers video capture/editing, extreme gaming exceeding 1000MB/s when coupled and other client usages where stor- with Intel platforms supporting Intel age performance improves the user’s Rapid Storage Technology (Intel® RST). experience and efficiency. Applications Similarly four Intel SSD 730 Series will benefit from the 50µs read latency, drives in a RAID-0 array with an Intel® up to 550MB/s sequential reads and chipset based platform can provide 89,000 IOPs random reads.
    [Show full text]
  • Ulltradimm™ SSD Overview
    ULLtraDIMM™ SSD Overview Rob Callaghan June 9th, 2014 c 1 A Global Leader in Flash Storage Solutions Rankings Trailing 4 Qtr Financials* Global Operations Leading Retail Brand° $6.2B Revenue #1 Global Retail $3.6B Net Cash* Revenue $0.7B R&D Investment 5,500 Employees† Share SanDisk Client All Leading & Retail SSDs Smartphone Approved & Tablet Supplier to Qualified at Manufacturers All Leading PC 6 of the Top 7 use SanDisk Manufacturers Server & Storage OEMs Enterprise SSDs and Storage Software *Financials as of Q4, ‘13. Net Cash = [Cash + cash equivalents + short-term & long-term marketable securities] less [debt at maturity value] as of the end of Q4, ‘13. †Headcount as of Jan., ‘14. NPD Estimate, Nov., ‘13. Estimates of the memory card & USB markets from NPD (Nov. ‘13) and GfK Retail and Technology, Sep., ‘13. 2 Enabling Flash Storage from Wafer to Software NAND TECH NAND DIE SCALE ASSY, TEST & CONTROLLER FLASH MGMT SSD SOFTWARE PACKAGING Close to Half of Industry Bit Output World-Leading Innovator + Together with manufacturing 4,900 Patents partner Toshiba Fabs: World class NAND capacity 1991 2013 Patents as of Oct., ‘13; NPD Estimate, Nov., ‘13. Gartner: NAND Flash Supply & Demand, WW 1Q ‘12-4Q ‘14, 3Q ’13. Update Dec., ‘13. 3 The Path to Ultra Low Latency & Scalable Performance DDR 1’s 10’s PCIe 100’s Latency (µsec) speed memory bus speed memory 1000’s on high the Flash Storage SAS/SATA/FC 1,000,000 100 100,000 IOPS 4 Creating a New Storage Interface This is a This is DRAM with SATA DIMM battery backup Flash Flash Flash Flash Flash
    [Show full text]
  • Charles Lindsey the Mechanical Differential Analyser Built by Metropolitan Vickers in 1935, to the Order of Prof
    Issue Number 51 Summer 2010 Computer Conservation Society Aims and objectives The Computer Conservation Society (CCS) is a co-operative venture between the British Computer Society (BCS), the Science Museum of London and the Museum of Science and Industry (MOSI) in Manchester. The CCS was constituted in September 1989 as a Specialist Group of the British Computer Society. It is thus covered by the Royal Charter and charitable status of the BCS. The aims of the CCS are: To promote the conservation of historic computers and to identify existing computers which may need to be archived in the future, To develop awareness of the importance of historic computers, To develop expertise in the conservation and restoration of historic computers, To represent the interests of Computer Conservation Society members with other bodies, To promote the study of historic computers, their use and the history of the computer industry, To publish information of relevance to these objectives for the information of Computer Conservation Society members and the wider public. Membership is open to anyone interested in computer conservation and the history of computing. The CCS is funded and supported by voluntary subscriptions from members, a grant from the BCS, fees from corporate membership, donations, and by the free use of the facilities of both museums. Some charges may be made for publications and attendance at seminars and conferences. There are a number of active Projects on specific computer restorations and early computer technologies and software.
    [Show full text]
  • A Hybrid Swapping Scheme Based on Per-Process Reclaim for Performance Improvement of Android Smartphones (August 2018)
    Received August 19, 2018, accepted September 14, 2018, date of publication October 1, 2018, date of current version October 25, 2018. Digital Object Identifier 10.1109/ACCESS.2018.2872794 A Hybrid Swapping Scheme Based On Per-Process Reclaim for Performance Improvement of Android Smartphones (August 2018) JUNYEONG HAN 1, SUNGEUN KIM1, SUNGYOUNG LEE1, JAEHWAN LEE2, AND SUNG JO KIM2 1LG Electronics, Seoul 07336, South Korea 2School of Software, Chung-Ang University, Seoul 06974, South Korea Corresponding author: Sung Jo Kim ([email protected]) This work was supported in part by the Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Education under Grant 2016R1D1A1B03931004 and in part by the Chung-Ang University Research Scholarship Grants in 2015. ABSTRACT As a way to increase the actual main memory capacity of Android smartphones, most of them make use of zRAM swapping, but it has limitation in increasing its capacity since it utilizes main memory. Unfortunately, they cannot use secondary storage as a swap space due to the long response time and wear-out problem. In this paper, we propose a hybrid swapping scheme based on per-process reclaim that supports both secondary-storage swapping and zRAM swapping. It attempts to swap out all the pages in the working set of a process to a zRAM swap space rather than killing the process selected by a low-memory killer, and to swap out the least recently used pages into a secondary storage swap space. The main reason being is that frequently swap- in/out pages use the zRAM swap space while less frequently swap-in/out pages use the secondary storage swap space, in order to reduce the page operation cost.
    [Show full text]
  • The Benefits of Serial Attached SCSI (SAS) for External Subsystems
    SERVER STORAGE SOLUTIONS WHITE PAPER The Benefits of Serial Attached SCSI (SAS) for External Subsystems Serial Attached SCSI (SAS), the follow-on to parallel The first SAS prototypes were announced in 2003 and SCSI, is designed for high-performance enterprise were a major step to achieving mass market requirements and offers both the benefits of backward availability. Those prototypes allowed development of compatibility with SCSI and interoperability with the first generation of technologies and products that Serial ATA (SATA), bringing enterprises a flexibility bring the benefits of SAS into the enterprise. These and cost savings previously not possible. SAS provides products have been developed and tested, and enable a significant benefits to external storage subsystems and wide variety of integrated solutions. offers users “one-stop-shopping” to satisfy their Interoperability testing was a key component of SAS, requirements for the following three main data types; because it increases the architecture’s flexibility by Throughput Data Transaction Data Reference Data supporting both SAS and SATA disk drives and components. Interoperability allows one vendor’s SAS • High MB/s and large • Maximum IOPs for OLTP, • Fixed content, archival data data-intensive files calculation intensive files for secondary/nearline products to be compatible with another’s, and it also • Large block, random • Small block, random storage ensures products developed today will work with all read/writes read/writes • Large block, sequential existing and next-generation
    [Show full text]
  • AN568: EEPROM Emulation for Flash Microcontrollers
    AN568 EEPROM EMULATION FOR FLASH MICROCONTROLLERS 1. Introduction Non-volatile data storage is an important feature of many embedded systems. Dedicated, byte-writeable EEPROM devices are commonly used in such systems to store calibration constants and other parameters that may need to be updated periodically. These devices are typically accessed by an MCU in the system using a serial bus. This solution requires PCB real estate as well as I/O pins and serial bus resources on the MCU. Some cost efficiencies can be realized by using a small amount of the MCU’s flash memory for the EEPROM storage. This note describes firmware designed to emulate EEPROM storage on Silicon Laboratories’ flash-based C8051Fxxx MCUs. Figure 1 shows a map of the example firmware. The highlighted functions are the interface for the main application code. 2. Key Features Compile-Time Configurable Size: Between 4 and 255 bytes Portable: Works across C8051Fxxx device families and popular 8051 compilers Fault Tolerant: Resistant to corruption from power supply events and errant code Small Code Footprint: Less than 1 kB for interface functions + minimum two pages of Flash for data storage User Code Fxxx_EEPROM_Interface.c EEPROM_WriteBlock() EEPROM_ReadBlock() copySector() findCurrentSector() getBaseAddress() findNextSector() Fxxx_Flash_Interface.c FLASH_WriteErase() FLASH_BlankCheck() FLASH_Read() Figure 1. EEPROM Emulation Firmware Rev. 0.1 12/10 Copyright © 2010 by Silicon Laboratories AN568 AN568 3. Basic Operation A very simple example project and wrapper code is included with the source firmware. The example demonstrates how to set up a project with the appropriate files within the Silicon Labs IDE and how to call the EEPROM access functions from user code.
    [Show full text]