DOCSLIB.ORG

FPGA-Acceleration on COTS X86 Platforms University of Mannheim, 16 Feb 2007

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
FPGA-Acceleration on COTS X86 Platforms University of Mannheim, 16 Feb 2007 FPGA-Acceleration on COTS x86 Platforms University of Mannheim, 16 Feb 2007 XtremeData, Inc.: Confidential Slide 1 Slide 1: XtremeData Inc.: Confidential Information TodayToday’’’’ss Agenda XtremeData Corporate & Team background Why FPGAs in COTS x86? Issues and XDI Solution FPGA acceleration markets FPGAs in HPC Summary XtremeData, Inc.: Confidential Slide 2 Slide 2: XtremeData Inc.: Confidential Information XtremeDataXtremeData:: Corporate HistoryHistory………… 2004 Incorporated 2003, Seed funds raised. Jan Market research & POC completed: target markets identified. Apr SeriesA raised and development started with two teams: Jul hardware in Chicago and software in Bangalore, India. Oct System architecture defined: commodity hardware platform, Jan accelerator and database engine. Apr Jul FPGA Module offered as a stand-alone product, press releases; 2006 2005 strategic partnerships made, shipments started… Oct Jan Apr SeriesB fund raise closing Jan 2007 for Go-To-Market financing 2007 XtremeData, Inc.: Confidential Slide 3 Slide 3: XtremeData Inc.: Confidential Information Team Background Ravi Chandran , CEO BE Electronics, India, MS EE, University of Texas, Arlington, MBA, Kellogg School, Northwestern University, IL President, Binary Machines, Inc., Schaumburg, IL COO, VP of Engineering., Bio-Imaging Research, Inc., Lincolnshire, IL (www.bio-imaging.com) 20+ years of product development & design services in medical & industrial (NDT) imaging markets. 20+ years experience with Toshiba Medical Systems – 20% of worldwide CT scanner installed base. 1 in 5 CT scanners worldwide have an imaging system designed by our team Images courtesy of: Toshiba Medical Systems, Philips Medical Systems & BIR Inc. Images courtesy of: Toshiba Medical Systems, Philips Medical Systems & BIR Inc. XtremeData, Inc.: Confidential Slide 4 Slide 4: XtremeData Inc.: Confidential Information Vision XtremeData’s vision is to build “Accelerated Computing Appliances ” Easy installation – “plug and use” “Appliance” implies No disruption to existing process “Accelerated Computing” implies x86 CPU (“PC”) + FPGA XtremeData, Inc.: Confidential Slide 5 Slide 5: XtremeData Inc.: Confidential Information Strategy Our strategy is to enable “Accelerated Computing Appliances” by: 1. coupling off-the-shelf x86 hardware (“PC’s”) 2. with FPGA accelerators High Volume / Low Cost 3. via a software middleware layer that enables ease-of-use. High Performance We believe that the combination of these 3 key concepts gives us a compelling and sustainable price/performance advantage over the long term. XtremeData, Inc.: Confidential Slide 6 Slide 6: XtremeData Inc.: Confidential Information FPGAs in Computing: Market Environment & Challenges XtremeData, Inc.: Confidential Slide 7 Slide 7: XtremeData Inc.: Confidential Information Market EnvironmentEnvironment………….~2002.~2002 High-Performance Embedded Systems Commodity “PC” systems Specialized CPUs & DSPs + FPGA x86 CPUs Specialized interconnect (Myrinet, Race++, Standard interconnect (PCI-X, GigE) RapidIO..) Custom boards, backplanes Low Volume / High Cost Low Performance High Performance High Volume / Low Cost XtremeData, Inc.: Confidential Slide 8 Slide 8: XtremeData Inc.: Confidential Information Market EnvironmentEnvironment………….today.today High-Performance Embedded Systems Commodity “PC” systems Outperformed by ~3Ghz x86 CPUs Outperformed by FPGAs at high-end Outperformed by IB Specialized CPUs & DSPs + FPGA x86 CPUs – multi-core, 3Ghz Specialized interconnect (Myrinet, Race++, Standard interconnect (PCIe, IB, 10GigE) RapidIO..) Custom boards, backplanes Best choice: x86 CPU+FPGA. High Performance Low Volume / High Cost How to do this? High Performance High Volume / Low Cost Take x86 CPU back to embedded world Bring FPGA forward to x86-COTS world XtremeData, Inc.: Confidential Slide 9 Slide 9: XtremeData Inc.: Confidential Information FPGA in COTS x86: Challenges Physical factors: form factor, power supply, cooling System Architect issues External interfaces: I/O, Memory • How to integrate FPGA into x86-COTS? Communication & Data exchange between FPGA & CPU FPGA interconnect between Computing Blocks Radisys, Gidel, Nallatech FPGA Computing Design engineer (s/w & h/w) issues PHYSICAL Blocks EXTERNAL I/F EXTERNAL Annapolis Microsystems • How to transition from DSP world to FPGAs? COMMUNICATION Soft-CPU, IP, Mercury Computer INTERNAL I/F INTERNAL INNER LOOP ESL tools XtremeData, Inc.: Confidential Slide 10 Slide 10: XtremeData Inc.: Confidential Information Our Solution : build a simple, minimalist board Idea with interfaces to HyperTransport and memory: (Patent Pending)changes to no drop-in replacement for an AMD Opteron with motherboard! Dual-socket AMD Opteron Motherboard: Simply remove Opteron & replace with FPGA Module ! y, heat-sink erver systems ( including FPGA uses all motherboard resources meant for CPU: HyperTransport Links, Memory interface, power suppl XtremeData, Inc.: Confidential Slide 11 Usable with any AMD Opteron (or future Intel CPU) s Mix & match FPGAs, CPUs on quad-socket systems Usable in rack-mount or high-density “blade” server ATCA), where plug-in boards are not feasible Slide 11: XtremeData Inc.: Confidential Information TodayToday’’’’ss 940940----pinpin solutionsolution………… Mechanical Monitoring • Plugs directly into socket-940 • FPGA mastered I2C bus • Fits within AMD-specified retention frame • Voltage monitoring • 68 x 60 mm form factor • Temperature monitoring • Can use off-the-shelf Opteron™ heat sink Test Support HyperTransport Interfaces (HT) • JTAG test port • Multiple HT interfaces • 4 programmable LEDs • 16 bits wide @ 800 M Transfers/s • 8 programmable test pads • Bridging to additional XD1000™modules Flash ROM Memory Interface • 32 MB of CFI FLASH • 128 bits wide DDR-333 memory • Use for FPGA configuration files, or • 5.4 GBytes/s bandwidth application data • Up to four 4GB DIMMs of ECC memory Development Package SRAM • HyperTransport core • 8 MB of Zero Bus Turn-around (ZBT) SRAM • Memory controller core • 800 Mbytes/s bandwidth • Linux device driver • 32 bits wide with parity • FPGA messaging infrastructure • 5 clock cycle latency for reads @ 200MHz FPGA Configuration • Auto FPGA configuration on power-up • Host triggered FPGA reconfiguration Newer Opteron socket solutions on the roadmap… XtremeData, Inc.: Confidential Slide 12 Slide 12: XtremeData Inc.: Confidential Information FPGA-Acceleration Markets XtremeData, Inc.: Confidential Slide 13 Slide 13: XtremeData Inc.: Confidential Information FPGA acceleration markets “Embedded” High Performance Emerging market: Computing Computing Video Medical Imaging Telecom Financial, Database, Scientific Broadcast Consumer • Toshiba Geoscience BioInformatics • Motorola • Set Top Box • DVD creation • GE Medical • Nokia • Cray • Video on Demand • HD Video • Siemens • TimeLogic • Ericcson • SGI • IPTV • Phillips • Mercury • Tarari • Linux NetworX • Progeniq Some examples of companies / applications that are using FPGA acceleration today XtremeData, Inc.: Confidential Slide 14 Slide 14: XtremeData Inc.: Confidential Information FPGAs in High-Performance Computing (HPC) XtremeData, Inc.: Confidential Slide 15 Slide 15: XtremeData Inc.: Confidential Information HPC: “““Burning“BurningBurning””””Issues “ … more than 80% of data centers are already constrained by electrical power, physical space, or cooling capacity. Simply adding more of the same kinds of systems is clearly no solution, …” [Sun Whitepaper on Throughput Computing, Nov 2005] “ … IBM Fellow Bernard Meyerson told the crowd at the Hot Chips conference yesterday that he expects a power crisis of sorts to occur in the server market come 2007. That's when the overall cost of powering and cooling all the servers in the US will outpace the amount of money spent on new server sales.…” [The Register, 23 Aug 2006] “… Google is rumored to have a million servers around the world and, according to a knowledgeable source, is already the top electricity user in at least one large U.S. state. .…” [Fortune, 1 May 2006] "Just think about where there are windmills, dams , and other natural power sources around the world, and that's where you're going to see server farms ,” Ray Ozzie, Chief Software Architect, Microsoft [Fortune, 1 May 2006] Performance/Watt is key…..FPGAs are a viable alternative. XtremeData, Inc.: Confidential Slide 16 Slide 16: XtremeData Inc.: Confidential Information FPGAs in HPC: Challenges HDL-based design flow NOT acceptable! A software-oriented programming model is NECESSARY High-level FPGA design tool ( ESL ) is a must: C-based, MatLab, etc.,? We have ongoing efforts to enable high-level design flow… XtremeData, Inc.: Confidential Slide 17 Slide 17: XtremeData Inc.: Confidential Information ESL: Our first step: PSP for ImpulseC C Source Code Single and double-precision IEEE 754 floating-point arithmetic supported in Compile C to HDL FPGA and inferred from code All Components Connected via Avalon Calls SOPC Builder drives Impulse C Fabric it with scripts Module XDI Memory Controllers SOPC Builder XDI Hypertransport Interface 1) All RTL for FPGA on XD1000 2) Complete Quartus II Project 3) Complete Quartus II Compile Script No user-supplied HDLsource code required XtremeData, Inc.: Confidential Slide 18 Slide 18: XtremeData Inc.: Confidential Information Some FPGA Demo applications… XtremeData, Inc.: Confidential Slide 19 Slide 19: XtremeData Inc.: Confidential Information HPC: Financial Analytics Key Applications Derivatives Trading Black Scholes Model Black-Scholes
Load more

Recommended publications
  • Exploring Weak Scalability for FEM Calculations on a GPU-Enhanced Cluster
    Exploring weak scalability for FEM calculations on a GPU-enhanced cluster Dominik G¨oddeke a,∗,1, Robert Strzodka b,2, Jamaludin Mohd-Yusof c, Patrick McCormick c,3, Sven H.M. Buijssen a, Matthias Grajewski a and Stefan Turek a aInstitute of Applied Mathematics, University of Dortmund bStanford University, Max Planck Center cComputer, Computational and Statistical Sciences Division, Los Alamos National Laboratory Abstract The first part of this paper surveys co-processor approaches for commodity based clusters in general, not only with respect to raw performance, but also in view of their system integration and power consumption. We then extend previous work on a small GPU cluster by exploring the heterogeneous hardware approach for a large-scale system with up to 160 nodes. Starting with a conventional commodity based cluster we leverage the high bandwidth of graphics processing units (GPUs) to increase the overall system bandwidth that is the decisive performance factor in this scenario. Thus, even the addition of low-end, out of date GPUs leads to improvements in both performance- and power-related metrics. Key words: graphics processors, heterogeneous computing, parallel multigrid solvers, commodity based clusters, Finite Elements PACS: 02.70.-c (Computational Techniques (Mathematics)), 02.70.Dc (Finite Element Analysis), 07.05.Bx (Computer Hardware and Languages), 89.20.Ff (Computer Science and Technology) ∗ Corresponding author. Address: Vogelpothsweg 87, 44227 Dortmund, Germany. Email: [email protected], phone: (+49) 231 755-7218, fax: -5933 1 Supported by the German Science Foundation (DFG), project TU102/22-1 2 Supported by a Max Planck Center for Visual Computing and Communication fellowship 3 Partially supported by the U.S.
    [Show full text]
  • HDAMA Rev.G User's Guide
    HDAMA rev.G HDAMA User’s Guide Release Date:Jul.2005 3.02 Version: Appendix BIOS Hardware Overview Setup Install Arima ServerBoard Manual COPYRIGHTS AND DISCLAIMERS ..........................................C-I ATTENTION: READ FIRST! ...................................... C-II Overview GENERAL SAFETY PRECAUTIONS .......................................C-2 ESD PRECAUTIONS ........................................................C-2 OPERATING PRECAUTIONS ................................................C-2 ABOUT THIS USER'S MANUAL ...........................................C-3 GETTING HELP ...............................................................C-3 SERVERBOARD SPECIFICATIONS ........................................C-5 SERVERBOARD LAYOUT ...................................................C-6 SERVERBOARD MAP .......................................................C-7 I/O PORT ARRAY ............................................................C-7 Hardware Installation MAP OF JUMPERS ...........................................................C-9 JUMPER SETTINGS ........................................................C-10 INSTALLING MEMORY .....................................................C-11 RECOMMENDED MEMORY CONFIGURATIONS .......................C-13 INSTALLING THE PROCESSOR AND HEATSINK ......................C-14 MAP OF SERVERBOARD CABLE CONNECTORS ...................C-16 ATX POWER CONNECTORS ............................................C-17 FLOPPY DISK DRIVE CONNECTOR ...................................C-18 PRIMARY IDE CONNECTORS ............................................C-18
    [Show full text]
  • Cray XT and Cray XE Y Y System Overview
    Crayyy XT and Cray XE System Overview Customer Documentation and Training Overview Topics • System Overview – Cabinets, Chassis, and Blades – Compute and Service Nodes – Components of a Node Opteron Processor SeaStar ASIC • Portals API Design Gemini ASIC • System Networks • Interconnection Topologies 10/18/2010 Cray Private 2 Cray XT System 10/18/2010 Cray Private 3 System Overview Y Z GigE X 10 GigE GigE SMW Fibre Channels RAID Subsystem Compute node Login node Network node Boot /Syslog/Database nodes 10/18/2010 Cray Private I/O and Metadata nodes 4 Cabinet – The cabinet contains three chassis, a blower for cooling, a power distribution unit (PDU), a control system (CRMS), and the compute and service blades (modules) – All components of the system are air cooled A blower in the bottom of the cabinet cools the blades within the cabinet • Other rack-mounted devices within the cabinet have their own internal fans for cooling – The PDU is located behind the blower in the back of the cabinet 10/18/2010 Cray Private 5 Liquid Cooled Cabinets Heat exchanger Heat exchanger (XT5-HE LC only) (LC cabinets only) 48Vdc flexible Cage 2 buses Cage 2 Cage 1 Cage 1 Cage VRMs Cage 0 Cage 0 backplane assembly Cage ID controller Interconnect 01234567 Heat exchanger network cable Cage inlet (LC cabinets only) connection air temp sensor Airflow Heat exchanger (slot 3 rail) conditioner 48Vdc shelf 3 (XT5-HE LC only) 48Vdc shelf 2 L1 controller 48Vdc shelf 1 Blower speed controller (VFD) Blooewer PDU line filter XDP temperature XDP interface & humidity sensor
    [Show full text]
  • Product Change Notification
    Product Change Notification Change Notification #: 117391 - 00 Change Title: Select Intel® Arria® 10 Devices, PCN 117391-00, Product Design, EDCRC and Partial Reconfiguration Update Date of Publication: January 15, 2020 Key Characteristics of the Change: Product Design Forecasted Key Milestones: Availability of error message in Intel Quartus Prime software version 18.1.1 Now and above, if EDCRC and/or PR usage is detected without implementing software fix. Refer to the following KDB link for more details on the error message. https://www.intel.com/content/altera-www/global/en_us/index/support/support- resources/knowledge-base/component/2019/is-there-a-problem-with-intel--fpga- when-flipflop-dsp-m20k-lutra.html Availability of optimized internal voltage VCCHG fix in affected Intel Arria® Refer to Table 1 below 10 devices Description of Change to the Customer: Intel Programmable Solutions Group is notifying customers of potential problems in selected Intel Arria® 10 devices when Error Detection Cyclic Redundancy Check (EDCRC) is On or Partial Reconfiguration (PR) is used. This is the same change described in ADV2003 issued on January 10, 2020. Reason for Change: Due to potential problems discovered in selected Intel Arria® 10 devices using the EDCRC/PR feature, the above update was needed to help customers mitigate it. There is no change to the Intel Arria® 10 device silicon and materials. Page 1 of 3 Confidential - Disclosed Pursuant to CNDA PCN #117391- 00 Customer Impact of Change and Recommended Action: Failure signature: Unexpected output from Flipflop/DSP/M20k/LUTRAM when EDCRC or PR is used. The problems will not occur if EDCRC or PR is turned-off.
    [Show full text]
  • System Design for Telecommunication Gateways
    P1: OTE/OTE/SPH P2: OTE FM BLBK307-Bachmutsky August 30, 2010 15:13 Printer Name: Yet to Come SYSTEM DESIGN FOR TELECOMMUNICATION GATEWAYS Alexander Bachmutsky Nokia Siemens Networks, USA A John Wiley and Sons, Ltd., Publication P1: OTE/OTE/SPH P2: OTE FM BLBK307-Bachmutsky August 30, 2010 15:13 Printer Name: Yet to Come P1: OTE/OTE/SPH P2: OTE FM BLBK307-Bachmutsky August 30, 2010 15:13 Printer Name: Yet to Come SYSTEM DESIGN FOR TELECOMMUNICATION GATEWAYS P1: OTE/OTE/SPH P2: OTE FM BLBK307-Bachmutsky August 30, 2010 15:13 Printer Name: Yet to Come P1: OTE/OTE/SPH P2: OTE FM BLBK307-Bachmutsky August 30, 2010 15:13 Printer Name: Yet to Come SYSTEM DESIGN FOR TELECOMMUNICATION GATEWAYS Alexander Bachmutsky Nokia Siemens Networks, USA A John Wiley and Sons, Ltd., Publication P1: OTE/OTE/SPH P2: OTE FM BLBK307-Bachmutsky August 30, 2010 15:13 Printer Name: Yet to Come This edition first published 2011 C 2011 John Wiley & Sons, Ltd Registered office John Wiley & Sons Ltd, The Atrium, Southern Gate, Chichester, West Sussex, PO19 8SQ, United Kingdom For details of our global editorial offices, for customer services and for information about how to apply for permission to reuse the copyright material in this book please see our website at www.wiley.com. The right of the author to be identified as the author of this work has been asserted in accordance with the Copyright, Designs and Patents Act 1988. All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, except as permitted by the UK Copyright, Designs and Patents Act 1988, without the prior permission of the publisher.
    [Show full text]
  • Lewis University Dr. James Girard Summer Undergraduate Research Program 2021 Faculty Mentor - Project Application
    Lewis University Dr. James Girard Summer Undergraduate Research Program 2021 Faculty Mentor - Project Application Exploring the Use of High-level Parallel Abstractions and Parallel Computing for Functional and Gate-Level Simulation Acceleration Dr. Lucien Ngalamou Department of Engineering, Computing and Mathematical Sciences Abstract System-on-Chip (SoC) complexity growth has multiplied non-stop, and time-to- market pressure has driven demand for innovation in simulation performance. Logic simulation is the primary method to verify the correctness of such systems. Logic simulation is used heavily to verify the functional correctness of a design for a broad range of abstraction levels. In mainstream industry verification methodologies, typical setups coordinate the validation e↵ort of a complex digital system by distributing logic simulation tasks among vast server farms for months at a time. Yet, the performance of logic simulation is not sufficient to satisfy the demand, leading to incomplete validation processes, escaped functional bugs, and continuous pressure on the EDA1 industry to develop faster simulation solutions. In this research, we will explore a solution that uses high-level parallel abstractions and parallel computing to boost the performance of logic simulation. 1Electronic Design Automation 1 1 Project Description 1.1 Introduction and Background SoC complexity is increasing rapidly, driven by demands in the mobile market, and in- creasingly by the fast-growth of assisted- and autonomous-driving applications. SoC teams utilize many verification technologies to address their complexity and time-to-market chal- lenges; however, logic simulation continues to be the foundation for all verification flows, and continues to account for more than 90% [10] of all verification workloads.
    [Show full text]
  • Virtualization: Comparision of Windows and Linux
    VIRTUALIZATION: COMPARISION OF WINDOWS AND LINUX Ms. Pooja Sharma Lecturer (I.T) PCE, Jaipur Email:[email protected] Charnaksh Jain IV yr (I.T) PCE, Jaipur [email protected] Abstract Full-Virtualization, Para-Virtualization, hyper- visior(Hyper-V), Guest Operating System, Host Virtualization as a concept is not new; computational Operating System. environment virtualization has been around since the first mainframe systems. But recently, the term 1. Introduction "virtualization" has become ubiquitous, representing any type of process obfuscation where a process is Virtualization provides a set of tools for increasing somehow removed from its physical operating flexibility and lowering costs, things that are environment. Because of this ambiguity, important in every enterprise and Information virtualization can almost be applied to any and all Technology organization. Virtualization solutions are parts of an IT infrastructure. For example, mobile becoming increasingly available and rich in features. device emulators are a form of virtualization because the hardware platform normally required to run the Since virtualization can provide significant benefits mobile operating system has been emulated, to your organization in multiple areas, you should be removing the OS binding from the hardware it was establishing pilots, developing expertise and putting written for. But this is just one example of one type virtualization technology to work now. of virtualization; there are many definitions of the In essence, virtualization increases flexibility by term "virtualization" floating around in the current decoupling an operating system and the services and lexicon, and all (or at least most) of them are correct, applications supported by that system from a specific which can be quite confusing.
    [Show full text]
  • Archana Subramanian Nikhat Farha
    Archana Subramanian Nikhat Farha Application with multiple threads running within a process. Ability of a program or operating system to manage its use by more than one user at a time. Manage multiple requests without having multiple copies of the same program. Processes are insulated from each other by the operating system. Error in one process cannot bring down another process. Operating system keeps track of the tasks and goes from one task to the next without loss of information. PROCESS THREAD Executable object in an container, Stream of instruction within a an application process. Processes do not share memory Threads share the same memory Message passing. Inter thread communication. Security Speed Hybrid design of Multi threading and Multi processing leads to efficient parallel capability of Hardware Statement “The number of transistors on a chip will roughly double each year.” “Computer performance will double every 18 months.” 1st generation: • 1971: Intel 4004 (2300 transistors) • 1974: Intel 8080 (4500 transistors) Instruction processing was strictly sequential. Instructions were fetched, decoded and executed strictly one at a time 2nd generation: • 1979: Motorola MC68000 (68000 transistors) Primitive pipelining with three stages: fetch, decode, execute; only one instruction is in execution at a certain time 3rd generation: • 1984: Motorola MC68020 (240000 transistors) Five stage pipeline; increased parallelism 4th generation: • 1990: MotorolaMC88110, Intel 80960 - these are RISCs (over 1 Million transistors) • PowerPC604, Pentium Superscalar architectures; parallel execution based on multiple pipelines and functional units 5th generation: • 1996: P6, PowerPC 620 (over 5 Million transistors) • MIPS R10000, AMD K5/K6, UltraSparc (not exactly out of order) Superscalars with out of order execution and sophisticated scheduling and renaming strategies VLIW VLIW (very large instruction word) - a compiler schedules the instructions statically (instead of dynamic scheduling as with superscalars).
    [Show full text]
  • A Survey of Reconfigurable Processors
    Hindawi Publishing Corporation VLSI Design Volume 2013, Article ID 683615, 18 pages http://dx.doi.org/10.1155/2013/683615 Review Article Ingredients of Adaptability: A Survey of Reconfigurable Processors Anupam Chattopadhyay MPSoC Architectures, UMIC Research Centre, RWTH Aachen University, Mies-van-der-Rohe Strasse 15, 52074 Aachen, Germany Correspondence should be addressed to Anupam Chattopadhyay; [email protected] Received 18 December 2012; Revised 14 May 2013; Accepted 1 June 2013 Academic Editor: Yann Thoma Copyright © 2013 Anupam Chattopadhyay. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited. For a design to survive unforeseen physical effects like aging, temperature variation, and/or emergence of new application standards, adaptability needs to be supported. Adaptability, in its complete strength, is present in reconfigurable processors, which makes it an important IP in modern System-on-Chips (SoCs). Reconfigurable processors have risen to prominence as a dominant computing platform across embedded, general-purpose, and high-performance application domains during the last decade. Significant advances have been made in many areas such as, identifying the advantages of reconfigurable platforms, their modeling, implementation flow and finally towards early commercial acceptance. This paper reviews these progresses from various perspectives with particular emphasis on fundamental challenges and their solutions. Empowered with the analysis of past, the future research roadmap is proposed. 1. Introduction Circuits (ASICs) in terms of flexibility and performance. Since this work, notable research has been done in accel- The changing technology landscape and fast evolution of erator design (application-specific processors), multicore application standards make it imperative for a design to homogeneous and heterogeneous System-on-Chip (SoC) be adaptable.
    [Show full text]
  • AMD Athlon™ 64 Processor Product Brief
    AMD Athlon™ 64 Processor Product Brief Get powerful performance for your unique digital experience AMD Athlon™ 64 Processor Overview The AMD Athlon 64 processor is the first Windows®-compatible 64-bit PC processor. The AMD Athlon 64 processor runs on AMD64 technology, a revolutionary technology that allows the processor to run 32-bit applications at full speed while enabling a new generation of powerful 64- bit software applications. Advanced 64-bit operating systems designed for the AMD64 platform from Microsoft, Red Hat, SuSE, and TurboLinux have already been announced. With the introduction of the AMD Athlon 64 processor, AMD provides customers a solution that can address their current and future computing needs. As the first desktop PC processor to run on the AMD64 platform, the AMD Athlon 64 processor helps ensure superior performance on today’s software with readiness for the coming wave of 64-bit computing. With AMD64 technology, customers can embrace the new capabilities of 64-bit computing on their own terms and achieve compatibility with existing software and operating systems. Enhanced Virus Protection with Windows® XP Service Pack 2 With a unique combination of hardware and software technologies that offer you an added layer of protection, certain types of viruses don't stand a chance. The AMD Athlon 64 processor features Enhanced Virus Protection, when support by the OS*, and can help protect against viruses, worms, and other malicious attacks. When combined with protective software, Enhanced Virus Protection is part of an overall security solution that helps keep your information safer. Industry-leading performance for today’s software It 's not just about email, Web browsing and word processing anymore.
    [Show full text]
  • AMD's Early Processor Lines, up to the Hammer Family (Families K8
    AMD’s early processor lines, up to the Hammer Family (Families K8 - K10.5h) Dezső Sima October 2018 (Ver. 1.1) Sima Dezső, 2018 AMD’s early processor lines, up to the Hammer Family (Families K8 - K10.5h) • 1. Introduction to AMD’s processor families • 2. AMD’s 32-bit x86 families • 3. Migration of 32-bit ISAs and microarchitectures to 64-bit • 4. Overview of AMD’s K8 – K10.5 (Hammer-based) families • 5. The K8 (Hammer) family • 6. The K10 Barcelona family • 7. The K10.5 Shanghai family • 8. The K10.5 Istambul family • 9. The K10.5-based Magny-Course/Lisbon family • 10. References 1. Introduction to AMD’s processor families 1. Introduction to AMD’s processor families (1) 1. Introduction to AMD’s processor families AMD’s early x86 processor history [1] AMD’s own processors Second sourced processors 1. Introduction to AMD’s processor families (2) Evolution of AMD’s early processors [2] 1. Introduction to AMD’s processor families (3) Historical remarks 1) Beyond x86 processors AMD also designed and marketed two embedded processor families; • the 2900 family of bipolar, 4-bit slice microprocessors (1975-?) used in a number of processors, such as particular DEC 11 family models, and • the 29000 family (29K family) of CMOS, 32-bit embedded microcontrollers (1987-95). In late 1995 AMD cancelled their 29K family development and transferred the related design team to the firm’s K5 effort, in order to focus on x86 processors [3]. 2) Initially, AMD designed the Am386/486 processors that were clones of Intel’s processors.
    [Show full text]
  • Lista Sockets.Xlsx
    Data de Processadores Socket Número de pinos lançamento compatíveis Socket 0 168 1989 486 DX 486 DX 486 DX2 Socket 1 169 ND 486 SX 486 SX2 486 DX 486 DX2 486 SX Socket 2 238 ND 486 SX2 Pentium Overdrive 486 DX 486 DX2 486 DX4 486 SX Socket 3 237 ND 486 SX2 Pentium Overdrive 5x86 Socket 4 273 março de 1993 Pentium-60 e Pentium-66 Pentium-75 até o Pentium- Socket 5 320 março de 1994 120 486 DX 486 DX2 486 DX4 Socket 6 235 nunca lançado 486 SX 486 SX2 Pentium Overdrive 5x86 Socket 463 463 1994 Nx586 Pentium-75 até o Pentium- 200 Pentium MMX K5 Socket 7 321 junho de 1995 K6 6x86 6x86MX MII Slot 1 Pentium II SC242 Pentium III (Cartucho) 242 maio de 1997 Celeron SEPP (Cartucho) K6-2 Socket Super 7 321 maio de 1998 K6-III Celeron (Socket 370) Pentium III FC-PGA Socket 370 370 agosto de 1998 Cyrix III C3 Slot A 242 junho de 1999 Athlon (Cartucho) Socket 462 Athlon (Socket 462) Socket A Athlon XP 453 junho de 2000 Athlon MP Duron Sempron (Socket 462) Socket 423 423 novembro de 2000 Pentium 4 (Socket 423) PGA423 Socket 478 Pentium 4 (Socket 478) mPGA478B Celeron (Socket 478) 478 agosto de 2001 Celeron D (Socket 478) Pentium 4 Extreme Edition (Socket 478) Athlon 64 (Socket 754) Socket 754 754 setembro de 2003 Sempron (Socket 754) Socket 940 940 setembro de 2003 Athlon 64 FX (Socket 940) Athlon 64 (Socket 939) Athlon 64 FX (Socket 939) Socket 939 939 junho de 2004 Athlon 64 X2 (Socket 939) Sempron (Socket 939) LGA775 Pentium 4 (LGA775) Pentium 4 Extreme Edition Socket T (LGA775) Pentium D Pentium Extreme Edition Celeron D (LGA 775) 775 agosto de
    [Show full text]