Coherent Data Collectors: a Hardware Perspective

Total Page:16

File Type:pdf, Size:1020Kb

Coherent Data Collectors: a Hardware Perspective COHERENT DATA COLLECTORS: A HARDWARE PERSPECTIVE Coherent Data Collectors: A Hardware Perspective Russell Rzemien For more than 15 years, the Applied Physics Laboratory has been designing and operating coherent radar data-collection instrumentation. In this article, the engineer- ing challenges and design approaches used to meet analysis requirements are described, examples of collectors are provided, and the nature of future development efforts is outlined. (Keywords: Coherent signal processing, Radar analysis, Radar instrumentation, Radar systems, Test and evaluation.) INTRODUCTION Radar1–3 is an acronym derived from the words radio processors that only use amplitude information may fail detection and ranging. The term reveals much about to detect these targets in such environments. the operation and use of early radars. Those first devices Far better performance is achieved by coherent ra- used radio waves to detect the presence of objects and dars, i.e., radars that use the phase or frequency infor- to measure the ranges of those objects. Modern radars mation of the return echoes and not just the amplitude frequently provide additional information, such as of the return signal. An echo’s phase (or frequency) angular position and inbound velocity of an approach- remains constant for stationary objects like clutter, ing target. However, the primary function of radar is whereas the phase varies for moving objects. It is this target detection; all else follows from this. The detec- changing phase, along with the amplitude of the echo, tion problem remains a challenge, particularly with the that the signal processors in coherent radars use to development of stealth design techniques that signif- discriminate targets from background clutter. In mod- icantly reduce the strength of the target’s echo. Today’s ern radars, the phase and amplitude information is Fleet radars must detect those echoes even when they frequently available as two digitized data streams called are buried in a background of “clutter” caused by re- the I (in-phase) and Q (quadrature-phase) channels. flections from objects in the environment such as the Phase is calculated as arctan(I/Q) and amplitude as sea, rainstorms, or land masses. IQ.22+ Surveillance radars use either coherent or noncoher- An effective coherent radar must generate a signal ent techniques (and occasionally both) when detecting stable in both amplitude and phase. Instabilities in the targets. Noncoherent processing uses the amplitude or transmitted pulse or spurious signals present in the strength of the echo to locate the target. Because clutter receiver will affect detection sensitivity by, for exam- returns may be orders of magnitude greater in ampli- ple, raising the noise floor or detection threshold in the tude than those from approaching aircraft or missiles, processor, thereby masking weak target returns. In some JOHNS HOPKINS APL TECHNICAL DIGEST, VOLUME 18, NUMBER 3 (1997) 377 R. RZEMIEN cases, the processor may generate false detections (false data collection can be restricted to a particular region, alarms). Coherent data, collected and analyzed, pro- or sector, of the surveillance volume. Use of this pro- vide a way to measure system stability, a means to cedure significantly reduces the average data rate that determine target visibility in the presence of strong needs to be stored by the collector. clutter, and a database to use for checking the accuracy Characteristics of the radar to be instrumented great- of environment and target models used by the radar ly affect collector system requirements. For mono-pulse system designers. track radars, the number of channels can be 3 or more Instrumenting a radar to collect coherent data can times that required in a search radar because monopulse be complex. Unlike radar video, which is relatively easy radars use several beams, transmitted or received simul- to obtain and record, coherent data frequently require taneously, to precisely locate the position of a target. To special interface circuitry both in the radar and in the evaluate radar performance, several parallel data chan- collector. (IEEE Standard Radar Definitions defines ra- nels containing the results of this multibeam (but single dar video as the signal that remains after envelope or pulse) interrogation must be collected. Thus, track phase detection, which in early radar was the displayed radars are more difficult to instrument than search signal. One can think of this as a process that removes radars because the burst or instantaneous data rates are the phase or frequency information, leaving only the greater. Fortunately, for pulse radars, only a fraction of amplitude or “strength” of the echo.) Data rates are these data need be collected. Typically, a range gate, usually several times greater, in some cases more than equivalent to a window in time, is established about the an order of magnitude greater, than video rates. Addi- position of the target, and data need be collected only tional waveform and radar status data, such as trans- within this gate. The reduction of the average data rate mitter frequency, pulse code, and pulse repetition in- is equivalent to that achieved by angle sectoring of the terval, need to be recorded as well. Developing a device search radar’s surveillance volume. to perform this task and to meet program analysis and Environmental studies for search radars require glo- evaluation requirements is a significant technical chal- bal collection capability. The strength of a radar signal lenge. The following sections describe approaches that echo from clutter will fluctuate over time, and echo have been successful in the past. returns from different directions and at different ranges will also vary greatly. Statistical measures of the clutter, ESTABLISHING COLLECTOR such as the mean echo strength and the standard de- viation of the echoes’ returns, are used to help char- REQUIREMENTS acterize the clutter environment. A small sample of Before design can begin, it is important that the data, e.g., from one or two pulses, over a limited range system requirements be stated clearly. Is the collector will not be sufficient to determine these statistics, nor needed to evaluate target detectability, or is there an is it possible to process such data and accurately deter- interest in studying aspects of the radar environment, mine the false alarm rate that would result from oper- or both? Are specific performance parameters to be ation in this environment. It is also difficult to deter- measured, such as how small a target, relative to the mine where best to position the collection “slice” or to clutter, can be detected? This parameter is frequently convince oneself that the slice of data collected is truly called the subclutter target visibility. Are the data representative of the environment (Fig. 1). needed to determine how pulse compression affects More fundamentally, even if analysis could obtain target visibility in clutter? (Pulse compression is a tech- the correct parameters to specify, for example, the nique whereby a long-duration radar pulse can be pro- probability distribution describing the clutter’s normal- cessed to provide a high-range resolution view of either ized cross section, such a representation is somewhat a target or the environment. The compression tech- misleading. The radar processor will not see the long- nique usually leaves some residual “noise,” referred to term average clutter but must deal with the spatially as range sidelobes, around echoes, and this residue may clumpy nature of the clutter. This is particularly true be greater than the echo of a small target of interest.) for land clutter, where shadowing effects cause echoes Answers to these questions will determine how much, to be zero for extended ranges followed by areas of large how fast, and what type of data should be collected. clutter returns. Sea clutter tends to drop off in ampli- Another requirement might be to gather sufficient tude, more or less smoothly, with range from the radar. data for playback in studies of system performance on Figure 2 shows these characteristics, though the range a global level (e.g., effectiveness of different processing scale does not allow one to appreciate the relatively schemes used in automatic track-while-scan proces- smooth fall off of sea clutter. sors). This requirement makes it necessary to collect all The collector designers must take all of these con- or most of the data at a continuous rate for tens of siderations into account. The data rates from the radar minutes. If, on the other hand, interest is limited to largely determine the speed of the input circuitry. The search radar performance against a particular target, average data rate and length of data collection events, 378 JOHNS HOPKINS APL TECHNICAL DIGEST, VOLUME 18, NUMBER 3 (1997) COHERENT DATA COLLECTORS: A HARDWARE PERSPECTIVE EFFECT OF THE RADAR ON DESIGN 4 1220283644526068 The rate at which the collector receives data is Amplitude (dB) determined primarily by the radar set’s analog-to-digital 550 (A/D) converters. Conversion rates for these devices are chosen to ensure capture of the return echo, regard- less of the time at which it is received. Therefore, at a minimum, samples must be taken with spacing equal 490 to the transmitted pulse width. (Radar front-end pro- cessing typically stretches the received pulse so that the processed echo will not “hide” between samples.) Some loss in signal amplitude results from this minimum 430 sampling, but the loss is normally not enough to justify oversampling. (Oversampling occurs when the time between A/D conversions is less than the time duration of the transmitted pulse.) 370 The conversion rate multiplied by the number of Range cell number bits per converter determines the data rate from each channel. The number of bits chosen for use in the radar depends on many factors, such as system dynamic range 310 requirements, subclutter visibility, and type of signal processing performed in the radar.
Recommended publications
  • Gigaplane-XB: Extending the Ultra Enterprise Family
    Gigaplane-XB: Extending the Ultra Enterprise Family Alan Charlesworth ([email protected]), Andy Phelps, Ricki Williams, Gary Gilbert Sun Microsystems, Inc. Abstract The Gigaplane-XB interconnect of the Starfire system extends the range of Sun’s Ultra Enterprise SMP server family by 4x. It uses multi-level address and data routers to provide 167 million global snoops per second, and 10,667 MBps of uniform-memory-access band- width. The use of point-to-point routers allows the system to be dynamically reconfigured into multiple hardware-protected operating system domains, with hot-swappable boards. Comparisons are made with the bus-based technology of the smaller family members. 1. Introduction Table 1 compares the memory-port architectures of cur- rent microprocessors. A combination of a 16-byte wide When a new processor debuts, we hear mostly about its data path, a 100 MHz system clock, and separate address SPECint95 and SPECfp95 performance. It is probably and data paths has made Sun’s Ultra Port Architecture more important to know how well a processor’s power is (UPA) among the highest-bandwidth memory ports. The balanced its memory bandwidth and latency. From a sys- UPA is used across all Sun’s UltraSPARC systems: from tem designer’s perspective, the main reason to have an desktop workstations to the 64-processor Starfire instruction set architecture is to get the opportunity to (UltraEnterprise/High Performance Computing 10000) engineer into the processor chip a good interconnect server. architecture. Table 1. Memory-port characteristics. Max Data Separate Data Peak data Instruction set Interconnect Current CPU Port width address duty bandwidth architecture architecture model MHz (bytes) and data? factor (MBps) SPARC UPA [9] UltraSPARC-II 100 16 Yes 100% 1,600 Alpha See [3] 21164 88 16 Yes 100% 1,408 Mips Avalanche [18] R10000 100 8 No 84% 840 PA-RISC Runway [1] PA-8000 120 8 No 80% 768 PowerPC See [2] PPC 604 67 8 Yes 100% 533 Pentium Pro/II See [5] Pentium Pro/II 67 8 Yes 100% 533 2.
    [Show full text]
  • Allgemeines Abkürzungsverzeichnis
    Allgemeines Abkürzungsverzeichnis L.
    [Show full text]
  • Sun Ultratm 5 Workstation Just the Facts
    Sun UltraTM 5 Workstation Just the Facts Copyrights 1999 Sun Microsystems, Inc. All Rights Reserved. Sun, Sun Microsystems, the Sun logo, Ultra, PGX, PGX24, Solaris, Sun Enterprise, SunClient, UltraComputing, Catalyst, SunPCi, OpenWindows, PGX32, VIS, Java, JDK, XGL, XIL, Java 3D, SunVTS, ShowMe, ShowMe TV, SunForum, Java WorkShop, Java Studio, AnswerBook, AnswerBook2, Sun Enterprise SyMON, Solstice, Solstice AutoClient, ShowMe How, SunCD, SunCD 2Plus, Sun StorEdge, SunButtons, SunDials, SunMicrophone, SunFDDI, SunLink, SunHSI, SunATM, SLC, ELC, IPC, IPX, SunSpectrum, JavaStation, SunSpectrum Platinum, SunSpectrum Gold, SunSpectrum Silver, SunSpectrum Bronze, SunVIP, SunSolve, and SunSolve EarlyNotifier are trademarks, registered trademarks, or service marks of Sun Microsystems, Inc. in the United States and other countries. All SPARC trademarks are used under license and are trademarks or registered trademarks of SPARC International, Inc. in the United States and other countries. Products bearing SPARC trademarks are based upon an architecture developed by Sun Microsystems, Inc. UNIX is a registered trademark in the United States and other countries, exclusively licensed through X/Open Company, Ltd. OpenGL is a registered trademark of Silicon Graphics, Inc. Display PostScript and PostScript are trademarks of Adobe Systems, Incorporated, which may be registered in certain jurisdictions. Netscape is a trademark of Netscape Communications Corporation. DLT is claimed as a trademark of Quantum Corporation in the United States and other countries. Just the Facts May 1999 Positioning The Sun UltraTM 5 Workstation Figure 1. The Ultra 5 workstation The Sun UltraTM 5 workstation is an entry-level workstation based upon the 333- and 360-MHz UltraSPARCTM-IIi processors. The Ultra 5 is Sun’s lowest-priced workstation, designed to meet the needs of price-sensitive and volume-purchase customers in the personal workstation market without sacrificing performance.
    [Show full text]
  • Sun Ultratm 2 Workstation Just the Facts
    Sun UltraTM 2 Workstation Just the Facts Copyrights 1999 Sun Microsystems, Inc. All Rights Reserved. Sun, Sun Microsystems, the Sun Logo, Ultra, SunFastEthernet, Sun Enterprise, TurboGX, TurboGXplus, Solaris, VIS, SunATM, SunCD, XIL, XGL, Java, Java 3D, JDK, S24, OpenWindows, Sun StorEdge, SunISDN, SunSwift, SunTRI/S, SunHSI/S, SunFastEthernet, SunFDDI, SunPC, NFS, SunVideo, SunButtons SunDials, UltraServer, IPX, IPC, SLC, ELC, Sun-3, Sun386i, SunSpectrum, SunSpectrum Platinum, SunSpectrum Gold, SunSpectrum Silver, SunSpectrum Bronze, SunVIP, SunSolve, and SunSolve EarlyNotifier are trademarks, registered trademarks, or service marks of Sun Microsystems, Inc. in the United States and other countries. All SPARC trademarks are used under license and are trademarks or registered trademarks of SPARC International, Inc. in the United States and other countries. Products bearing SPARC trademarks are based upon an architecture developed by Sun Microsystems, Inc. OpenGL is a registered trademark of Silicon Graphics, Inc. UNIX is a registered trademark in the United States and other countries, exclusively licensed through X/Open Company, Ltd. Display PostScript and PostScript are trademarks of Adobe Systems, Incorporated. DLT is claimed as a trademark of Quantum Corporation in the United States and other countries. Just the Facts May 1999 Sun Ultra 2 Workstation Figure 1. The Sun UltraTM 2 workstation Sun Ultra 2 Workstation Scalable Computing Power for the Desktop Sun UltraTM 2 workstations are designed for the technical users who require high performance and multiprocessing (MP) capability. The Sun UltraTM 2 desktop series combines the power of multiprocessing with high-bandwidth networking, high-performance graphics, and exceptional application performance in a compact desktop package. Users of MP-ready and multithreaded applications will benefit greatly from the performance of the Sun Ultra 2 dual-processor capability.
    [Show full text]
  • A Multiple-Bus, Active Backplane Architecture for Multiprocessor Systems Scott Alan Irwin Iowa State University
    Iowa State University Capstones, Theses and Retrospective Theses and Dissertations Dissertations 1990 A multiple-bus, active backplane architecture for multiprocessor systems Scott Alan Irwin Iowa State University Follow this and additional works at: https://lib.dr.iastate.edu/rtd Part of the Computer Sciences Commons, and the Electrical and Electronics Commons Recommended Citation Irwin, Scott Alan, "A multiple-bus, active backplane architecture for multiprocessor systems " (1990). Retrospective Theses and Dissertations. 9509. https://lib.dr.iastate.edu/rtd/9509 This Dissertation is brought to you for free and open access by the Iowa State University Capstones, Theses and Dissertations at Iowa State University Digital Repository. It has been accepted for inclusion in Retrospective Theses and Dissertations by an authorized administrator of Iowa State University Digital Repository. For more information, please contact [email protected]. Kmwi m««m» tM: gMgea)^ g«v% ,*%&v nî % -"T w}-t r << _ ^ y, , 6 "^"'"'1 ;/< c . i'7 L., '"0!^ ' ,/,i ' } C V' »,, VI i'.i? K !** ' ,'\''\^ja 4% /.ly - f ^ \''' ' %A. , .%V ' %Kie ^ w, * . s» fsf/aK, .y/;, %,,r. INFORMATION TO USERS The most advanced technology has been used to photograph and reproduce this manuscript from the microfilm master. UMI films the text directly from the original or copy submitted. Thus, some thesis and dissertation copies are in typewriter face, while others may be from any type of computer printer. The quality of this reproduction is dependent upon the quality of the copy submitted. Broken or indistinct print, colored or poor quality illustrations and photographs, print bleedthrough, substandard margins, and improper alignment can adversely affect reproduction.
    [Show full text]
  • (12) United States Patent (10) Patent No.: US 8,862,870 B2 Reddy Et Al
    USOO886287OB2 (12) United States Patent (10) Patent No.: US 8,862,870 B2 Reddy et al. (45) Date of Patent: Oct. 14, 2014 (54) SYSTEMS AND METHODS FOR USPC .......... 713/152–154, 168, 170; 709/223, 224, MULTI-LEVELTAGGING OF ENCRYPTED 709/225 ITEMIS FOR ADDITIONAL SECURITY AND See application file for complete search history. EFFICIENT ENCRYPTED ITEM (56) References Cited DETERMINATION U.S. PATENT DOCUMENTS (75) Inventors: Anoop Reddy, Santa Clara, CA (US); 5,867,494 A 2/1999 Krishnaswamy et al. Craig Anderson, Santa Clara, CA (US) 5,909,559 A 6, 1999 SO (73) Assignee: Citrix Systems, Inc., Fort Lauderdale, (Continued) FL (US) FOREIGN PATENT DOCUMENTS (*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 CN 1478348 A 2, 2004 U.S.C. 154(b) by 0 days. EP 1422.907 A2 5, 2004 (Continued) (21) Appl. No.: 13/337.735 OTHER PUBLICATIONS (22) Filed: Dec. 27, 2011 Australian Examination Report on 200728.1083 dated Nov.30, 2010. (65) Prior Publication Data (Continued) US 2012/O17387OA1 Jul. 5, 2012 Primary Examiner — Abu Sholeman (74) Attorney, Agent, or Firm — Foley & Lardner LLP: Related U.S. Application Data Christopher J. McKenna (60) Provisional application No. 61/428,138, filed on Dec. (57) ABSTRACT 29, 2010. The present disclosure is directed towards systems and meth ods for performing multi-level tagging of encrypted items for (51) Int. Cl. additional security and efficient encrypted item determina H04L 9M32 (2006.01) tion. A device intercepts a message from a server to a client, H04L 2L/00 (2006.01) parses the message and identifies a cookie.
    [Show full text]
  • The Quadrics Network (Qsnet): High-Performance Clustering Technology
    Proceedings of the 9th IEEE Hot Interconnects (HotI'01), Palo Alto, California, August 2001. The Quadrics Network (QsNet): High-Performance Clustering Technology Fabrizio Petrini, Wu-chun Feng, Adolfy Hoisie, Salvador Coll, and Eitan Frachtenberg Computer & Computational Sciences Division Los Alamos National Laboratory ¡ fabrizio,feng,hoisie,scoll,eitanf ¢ @lanl.gov Abstract tegration into large-scale systems. While GigE resides at the low end of the performance spectrum, it provides a low-cost The Quadrics interconnection network (QsNet) con- solution. GigaNet, GSN, Myrinet, and SCI add programma- tributes two novel innovations to the field of high- bility and performance by providing communication proces- performance interconnects: (1) integration of the virtual- sors on the network interface cards and implementing differ- address spaces of individual nodes into a single, global, ent types of user-level communication protocols. virtual-address space and (2) network fault tolerance via The Quadrics network (QsNet) surpasses the above inter- link-level and end-to-end protocols that can detect faults connects in functionality by including a novel approach to and automatically re-transmit packets. QsNet achieves these integrate the local virtual memory of a node into a globally feats by extending the native operating system in the nodes shared, virtual-memory space; a programmable processor in with a network operating system and specialized hardware the network interface that allows the implementation of intel- support in the network interface. As these and other impor- ligent communication protocols; and an integrated approach tant features of QsNet can be found in the InfiniBand speci- to network fault detection and fault tolerance. Consequently, fication, QsNet can be viewed as a precursor to InfiniBand.
    [Show full text]
  • Bi-Directional Optical Backplane Bus for General Purpose Multi-Processor B Oard-To-B Oard Optoelectronic Interconnects
    JOURNAL OF LIGHTWAVE TECHNOLOGY, VOL. 13, NO. 6, JUNE 1995 1031 Bi-Directional Optical Backplane Bus for General Purpose Multi-Processor B oard-to-B oard Optoelectronic Interconnects Srikanth Natarajan, Chunhe Zhao, and Ray. T. Chen Absfract- We report for the first time a bidirectional opti- cal backplane bus for a high performance system containing nine multi-chip module (MCM) boards, operating at 632.8 and 1300 nm. The backplane bus reported here employs arrays of multiplexed polymer-based waveguide holograms in conjunction with a waveguiding plate, within which 16 substrate guided waves for 72 (8 x 9) cascaded fanouts, are generated. Data transfer of 1.2 GbUs at 1.3-pm wavelength is demonstrated for a single bus line with 72 cascaded fanouts. Packaging-related issues such as Waveguiding Plate transceiver size and misalignment are embarked upon to provide n a reliable system with a wide bandwidth coverage. Theoretical U hocessor/Memory Board treatment to minimize intensity fluctuations among the nine modules in both directions is further presented and an optimum I High-speed Optoelectronic Transceiver design rule is provided. The backplane bus demonstrated, is for general-purpose and therefore compatible with such IEEE stan- - Waveguide Hologram For Bi-Directional Coupling dardized buses as VMEbus, Futurebus and FASTBUS, and can Fig. 1. Optical equivalent of a section of a single bidirectional electronic function as a backplane bus in existing computing environments. bus line. I. INTRODUCTION needed to preserve the rising and falling edges of the signals HE LIMITATIONS of current computer backplane buses increases. This makes using bulky, expensive, terminated Tstem from their purely electronic interconnects.
    [Show full text]
  • High Performance Network and Channel-Based Storage
    High Performance Network and Channel-Based Storage Randy H. Katz Report No. UCB/CSD 91/650 September 1991 Computer Science Division (EECS) University of California, Berkeley Berkeley, California 94720 (NASA-CR-189965) HIGH PERFORMANCE NETWORK N92-19260 AND CHANNEL-BASED STORAGE (California Univ.) 42 p CSCL 098 Unclas G3/60 0073846 High Performance Network and Channel-Based Storage Randy H. Katz Computer Science Division Department of Electrical Engineering and Computer Sciences University of California Berkeley, California 94720 Abstract: In the traditional mainframe-centered view of a computer system, storage devices are coupled to the system through complex hardware subsystems called I/O channels. With the dramatic shift towards workstation-based com- puting, and its associated client/server model of computation, storage facilities are now found attached to file servers and distributed throughout the network. In this paper, we discuss the underlying technology trends that are leading to high performance network-based storage, namely advances in networks, storage devices, and I/O controller and server architectures. We review several commercial systems and research prototypes that are leading to a new approach to high performance computing based on network-attached storage. Key Words and Phrases: High Performance Computing, Computer Networks, File and Storage Servers, Secondary and Tertiary Storage Device 1. Introduction The traditional mainframe-centered model of computing can be characterized by small numbers of large-scale mainframe computers, with shared storage devices attached via I/O channel hard- ware. Today, we are experiencing a major paradigm shift away from centralized mainframes to a distributed model of computation based on workstations and file servers connected via high per- formance networks.
    [Show full text]
  • HIPPI Developments for CERN Experiments A
    VERSION OF: 5-Feb-98 10:15 HIPPI Developments for CERN experiments A. van Praag ,T. Anguelov, R.A. McLaren, H.C. van der Bij, CERN, Geneva, Switzerland. J. Bovier, P. Cristin Creative Electronic Systems, Geneva, Switzerland. M. Haben, P. Jovanovic, I. Kenyon, R. Staley University of Birmingham, Birmingham, U.K. D. Cunningham, G. Watson Hewlett Packard Laboratories, Bristol, U.K. B. Green, J. Strong Royal Hollaway and Bedford New College, U.K. Abstract HIPPI Standard, fast, simple, inexpensive; is this not a contradiction in terms? The High-Performance Parallel We have decided to use the High Performance Parallel Interface (HIPPI) is a new proposed ANSI standard, using a Interface (HIPPI) to implement these links. The HIPPI minimal protocol and providing 100 Mbyte/sec transfers over specification was started in the Los Alamos laboratory in distances up to 25 m. Equipment using this standard is 1989 and is now a proposed ANSI standard (X3T9/88-127, offered by a growing number of computer manufacturers. A X3T9.3/88-23, HIPPI PH) [1,2]. This standard allows commercially available HIPPI chipset allows low cost 100 Mbyte/sec synchronous data transfers between a "Source" implementations. In this article a brief technical introduction and a "Destination". Seen from the lowest level upwards the to the HIPPI will be given, followed by examples of planned HIPPI specification proposes a logical framing hierarchy applications in High Energy Physics experiments including where the smallest unit of data to be transferred, called a the present developments involving CERN: a detector "burst" has a standard size of 256 words of 32 bit or optional emulator, a risc processor based VME connection, a long 64 bit (Fig.
    [Show full text]
  • International Standard ISO/IEC 10859 Was Prepared by Joint Technical Committee ISO/IEC JTC1, Information Technology, SC 26: Microprocessor System
    This is a preview - click here to buy the full publication INTERNATIONAL ISO/IEC STANDARD 10859 First edition 1997-06 Information technology – 8-bit backplane interface: STEbus and mechanical core specifications for microcomputers Technologies de l'information – Interface de fond de panier 8 bits – Bus STE ISO/IEC 1997 All rights reserved. Unless otherwise specified, no part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from the publisher. ISO/IEC Copyright Office • Case postale 56 • CH-1211 Genève 20 • Switzerland This is a preview - click here to buy the full publication – 2 – 10859 © ISO/IEC:1997 CONTENTS Page FOREWORD ................................................................................................................... 3 IEEE STANDARD FOR A 8-BIT BACKPLANE INTERFACE: STEBUS INTRODUCTION ............................................................................................................. 4 Clause 1 General .................................................................................................................... 5 2 Functional description............................................................................................... 9 3 Signal lines............................................................................................................... 10 4 Arbitration................................................................................................................
    [Show full text]
  • PC Hardware Contents
    PC Hardware Contents 1 Computer hardware 1 1.1 Von Neumann architecture ...................................... 1 1.2 Sales .................................................. 1 1.3 Different systems ........................................... 2 1.3.1 Personal computer ...................................... 2 1.3.2 Mainframe computer ..................................... 3 1.3.3 Departmental computing ................................... 4 1.3.4 Supercomputer ........................................ 4 1.4 See also ................................................ 4 1.5 References ............................................... 4 1.6 External links ............................................. 4 2 Central processing unit 5 2.1 History ................................................. 5 2.1.1 Transistor and integrated circuit CPUs ............................ 6 2.1.2 Microprocessors ....................................... 7 2.2 Operation ............................................... 8 2.2.1 Fetch ............................................. 8 2.2.2 Decode ............................................ 8 2.2.3 Execute ............................................ 9 2.3 Design and implementation ...................................... 9 2.3.1 Control unit .......................................... 9 2.3.2 Arithmetic logic unit ..................................... 9 2.3.3 Integer range ......................................... 10 2.3.4 Clock rate ........................................... 10 2.3.5 Parallelism .........................................
    [Show full text]