DOCSLIB.ORG

Transistor Counts

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text

Load more

EE241 - Spring 2007 Advanced Digital Integrated Circuits Lecture 2: Scaling Trends Some Recent Devices In production: In research: 65nm strained Si 10nm device Lg = 10 nm Corresponds to sub-22nm node (>10 years) 2 1 Some Recent Devices Intel’s 30nm transistor, circa 2002 Ion = 570μm/μm Ioff = 60nA/ μm [B. Doyle, Intel] 3 More Recent Devices Intel’s 20nm transistor, circa 2002 @0.75V [B. Doyle, Intel] 4 2 More Recent Devices Ultra-Thin-Body (UTB) MOSFET SOI: Silicon-on-Insulator [Choi, UCB] 5 18nm FinFET Double-gate structure + raised source/drain 400 -1.50 V Gate 350 Gate 300 -1.25 V Source Drain 250 -1.00 V Silicon 200 Fin [uA/um] -0.75 V BOX d Si fin - Body! I 150 -0.50 V 100 -0.25 V 50 0 X. Huang, et al, 1999 IEDM, p.67~70 -1.5 -1.0 -0.5 0.0 Vd [V] 6 3 Sub-5nm FinFET Lee, VLSI Technology, 2006 7 Major Roadblocks 1. Managing complexity How to design a 10 billion transistor chip? And what to use all these transistors for? 2. Cost of integrated circuits is increasing It takes >$10M to design a chip Mask costs are more than $3M in 45nm technology 3. The end of frequency scaling - Power as a limiting factor Dealing with leakages 4. Robustness issues Variations, SRAM, soft errors, coupling 5. The interconnect problem 8 4 Transistor Counts Transistor Counts in Intel's Microprocessors 1000 Itanium II 100 Pentium 4 Core2 ] Pentium II Itanium 10 Pentium Pro Pentium III Pentium Pentium MMX 486DX 1 486DX4 80286 386DX 0.1 8086 8088 Transistors [in millions [in Transistors Doubles every 2 years 0.01 8008 8080 4004 0.001 1970 1975 1980 1985 1990 1995 2000 2005 9 Frequency Frequency Trends in Intel's Microprocessors 10000 Pentium 4 Core2 Pentium III 1000 Itanium II Itanium Pentium II Pentium Pro 100 Pentium Pentium MMX 486DX 486DX4 80286 10 8086 386DX Frequency [MHz] 8088 Has been doubling 1 8080 every 2 years, 8008 but is now slowing down 0.1 4004 1970 1975 1980 1985 1990 1995 2000 2005 10 5 Power Dissipation Power Trends in Intel's Microprocessors 1000 Has been > doubling Itanium II Core 2 100 every 2 years Itanium Pentium 4 Pentium III Pentium Pro 10 Pentium Pentium II 80286 486DX Power [W] Power 8086 8088 1 386DX Has to stay 8008 8080 ~constant 4004 0.1 1970 1975 1980 1985 1990 1995 2000 2005 11 Active Power Scaling 1 1. If Vcc = 0.7, and Freq = ( ), 0.7 1 1 Power = CV 2 f = ( × 1.14 2 ) × (0.7 2 ) × ( ) = 1.3 0.7 0.7 2. If Vcc = 0.7, and Freq = 2, 1 Power = CV 2 f = ( × 1.14 2 ) × (0.7 2 ) × (2) = 1.8 0.7 3. If Vcc = 0.85 , and Freq = 2, 1 Power = CV 2 f = ( × 1.14 2 ) × (0.85 2 ) × (2) = 2.7 0.7 12 6 Microprocessor power 100 P6 Pentium ® proc 10 486 8086 286 386 8085 1 8080 Power (Watts) 8008 4004 0.1 S. Borkar 1999 1971 1974 1978 1985 1992 2000 Year LeadLead MicroprocessorsMicroprocessors powerpower continuescontinues toto increaseincrease 13 Power Will Be a Problem 100000 18KW 10000 5KW 1.5KW 1000 500W Pentium® proc 100 286 486 10 8086 386 Power (Watts) 8085 8080 8008 1 4004 S. Borkar 1999 0.1 1971 1974 1978 1985 1992 2000 2004 2008 Year PowerPower deliverydelivery andand dissipationdissipation willwill bebe prohibitiveprohibitive 14 7 Power Density Will Increase 10000 Sun’s Surface 1000 Rocket Nozzle Nuclear Reactor 100 8086 10 4004 Hot Plate P6 Power Density (W/cm2) Power Density 8008 8085 386 Pentium® proc 286 8080 486 S. Borkar 1 1999 1970 1980 1990 2000 2010 Year PowerPower densitydensity tootoo highhigh toto keepkeep junctionsjunctions atat lowlow temptemp 15 Power Delivery Challenges 1,000.00 1.E+07 1.E+06 100.00 1.E+05 1.E+04 10.00 P6 1.E+03 P6 Pentium® proc 1.E+02 8086 1.E+01 8086 Pentium® proc Icc (amp) Icc 1.00 386 386 486 486 L(di/dt)/Vdd 1.E+00 8080 286 8080 286 0.10 1.E-01 8085 8085 1.E-02 4004 8008 4004 1.E-03 8008 0.01 1.E-04 1970 1980 1990 2000 2010 1970 1980 1990 2000 2010 Year Year S. Borkar HighHigh supplysupply currentscurrents atat lowlow voltage:voltage: Challenges:Challenges: IRIR dropdrop andand L(di/dt)L(di/dt) noisenoise 16 8 The Power Challenge: Hottest chips published in ISSCC 1000 rs yea .4 / 3 100 x1 rs a e 10 y 3 / 4 x 1 Power per chip [W] 0.1 MPU DSP 0.01 1980 1985 1990 1995 2000 Year T. Kuroda, Keio University 17 Moore’s Law - Logic Density 1000 2 2x trend 100 Pentium II (R) 486 Pentium Pro (R) 10Logic Density 386 Pentium (R) i860 Logic Transistors/mm Logic Source: Intel Source: 1 S. Borkar 1.5μ 1.0μ 0.6μ 0.8μ 0.35μ 0.25μ 0.18μ 0.13μ ShrinksShrinks andand compactionscompactions meetmeet densitydensity goalsgoals NewNew micro-architecturesmicro-architectures dropdrop densitydensity 18 9 Die Size Growth 100 P6 486 Pentium ® proc 10 386 286 8080 8086 Die size (mm) 8085 ~7% growth per year 8008 4004 ~2X growth in 10 years S. Borkar 1 1970 1980 1990 2000 2010 Year DieDie sizesize growsgrows byby 14%14% toto satisfysatisfy Moore’sMoore’s LawLaw 19 Not Everything Scales G.E. Moore, ISSCC’03 20 10 Optical Lithography Issues Sub-wavelength lithography 1 1000 Lithography 365nm Wavelength 248nm 193nm nm micron 180nm 0.1 130nm Gap 100 90nm 65nm Generation 45nm 32nm 13nm EUV 0.01 10 1980 1990 2000 2010 2020 Source: Mark Bohr, Intel 21 Mask Costs 2500 45nm 2000 1500 65nm 1000 90nm Cost [in $1000] 0.13 μm 500 0.18 μm 0.25 μm 0 1996 1998 2000 2002 2004 2006 2008 Year MaskMask costscosts followfollow Moore’sMoore’s lawlaw asas wellwell 22 11 FAB Costs $100,000 Litho Cost $10,000 $1,000 $100 $10 Litho Tool Cost ($K) Tool Cost Litho G. Moore ISSCC 03 $1 1960 1970 1980 1990 2000 2010 $10,000 FAB Cost $1,000 $100 $10 Fab Cost ($M) Cost Fab www.icknowledge.com $1 1960 1970 1980 1990 2000 201023 Cost Increases Lithography is more complex Like “painting a 1cm line with a 3cm brush” 193nm laser Immersion Cost of exposure system Cost of proximity correction, phase shift masks Cost of mask repair But – mask costs drop in subsequent years Economic settings for maskless lithography Design costs increase with added complexity Chip starts ~$10M 24 12 Process Variations Control of minimum features does not track feature scaling Relative device/interconnect variations increase Sources: Lithography Feature size, oxide thickness variations Random dopant fluctuations Effects: Speed Power, primary leakage Yield 25 The Interconnect Scare 26 13 Technology Features EE 141 Technology vs. 45nm FEOL FEOL 0.25μm features 45nm technology Lg = 22μm Lg = 25nm 248nm lithography 192nm immersion lithography No OPC, liberal design rules OPC, restricted design rules SiO2 oxide, 3.5nm SiO2 oxide, 1.1nm 106 dopant atoms <103 dopant atoms Nobody knew what is ‘strain’ Strained silicon in channel Velocity saturated Velocity saturated No SD leakage IDS,off ~ 100nA No gate leakage Ig ~ 10nA One transistor flavor Many transistor flavors BEOL BEOL Al interconnect Cu interconnect SiO2 ILD Lo-k ILD 4-5 M layers 8-10 M layers No CMP, no density rules CMP, density rules 28 14 Strained Silicon PMOS High NMOS Stress Film SiGe SiGe Compressive channel strain Tensile channel strain 30% drive current increase 10% drive current increase in 90nm CMOS in 90nm CMOS 29 Strained Silicon No strain Strained Si VDD VDD M2 W2 = 2 M2 W = 1.6 In Out 2 In Out M1 W1 = 1 M1 W1 = 1 30 15 Next Lecture Device and gate models 31 16.
Recommended publications
  • Design and Implementation of Pentium-M Based Floswitch for Intracluster Communication Veerappa Chikkagoudar, Dr

    Design and Implementation of Pentium-M Based Floswitch for Intracluster Communication Veerappa Chikkagoudar, Dr

    Design and Implementation of Pentium-M Based Floswitch for Intracluster Communication Veerappa chikkagoudar, Dr. U. N. Sinha, Prof. B. L. Desai. [email protected], [email protected], [email protected] Department of Electronics and Communication B. V. Bhoomaraddi college of Engg. And Tech. Hubli-580031 Abstract: aero dynamical problems, [1].Since 1986, six Flosolver MK6 is a Parallel processing system, generations of Flosolver machine have evolved based on distributed memory concept and built namely Flosolver MK-1, MK-2, MK-3, MK-4, MK-5 around Pentium-III processors, which acts as and MK-6. processing elements (PEs). Communication Flosolver MK-6 is the latest of the parallel between processing elements is very important, computer based on 128 Pentium III processors which is done through hardware switch called (which act as processing elements, PEs) in 64 dual Floswitch. Floswitch supports both message processor boards each with 1GB RAM and 80 GB passing as well as message processing. Message HDD. It is essentially a distributed memory system. processing is a unique feature of Floswitch. A group of four Dual processor boards with a Floswitch and an optical module is a natural cluster. In existing MK-6 system, communication 16 such clusters form the system. Processing between PEs is done through the Intel 486-based elements (PEs) communicate through Floswitch (a Floswitch, which operates at 32MHz and has 32- communication switch) using PCI-DPM interface bit wide data path. The data transfer rate and card. Clusters communicate through Optical module. floating point computation of existing switch need to be increased.
  • Inside Intel® Core™ Microarchitecture Setting New Standards for Energy-Efficient Performance

    Inside Intel® Core™ Microarchitecture Setting New Standards for Energy-Efficient Performance

    White Paper Inside Intel® Core™ Microarchitecture Setting New Standards for Energy-Efficient Performance Ofri Wechsler Intel Fellow, Mobility Group Director, Mobility Microprocessor Architecture Intel Corporation White Paper Inside Intel®Core™ Microarchitecture Introduction Introduction 2 The Intel® Core™ microarchitecture is a new foundation for Intel®Core™ Microarchitecture Design Goals 3 Intel® architecture-based desktop, mobile, and mainstream server multi-core processors. This state-of-the-art multi-core optimized Delivering Energy-Efficient Performance 4 and power-efficient microarchitecture is designed to deliver Intel®Core™ Microarchitecture Innovations 5 increased performance and performance-per-watt—thus increasing Intel® Wide Dynamic Execution 6 overall energy efficiency. This new microarchitecture extends the energy efficient philosophy first delivered in Intel's mobile Intel® Intelligent Power Capability 8 microarchitecture found in the Intel® Pentium® M processor, and Intel® Advanced Smart Cache 8 greatly enhances it with many new and leading edge microar- Intel® Smart Memory Access 9 chitectural innovations as well as existing Intel NetBurst® microarchitecture features. What’s more, it incorporates many Intel® Advanced Digital Media Boost 10 new and significant innovations designed to optimize the Intel®Core™ Microarchitecture and Software 11 power, performance, and scalability of multi-core processors. Summary 12 The Intel Core microarchitecture shows Intel’s continued Learn More 12 innovation by delivering both greater energy efficiency Author Biographies 12 and compute capability required for the new workloads and usage models now making their way across computing. With its higher performance and low power, the new Intel Core microarchitecture will be the basis for many new solutions and form factors. In the home, these include higher performing, ultra-quiet, sleek and low-power computer designs, and new advances in more sophisticated, user-friendly entertainment systems.
  • Pentium II Processor Performance Brief

    Pentium II Processor Performance Brief

    PentiumÒ II Processor Performance Brief January 1998 Order Number: 243336-004 Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel’s Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The Pentium® II processor may contain design defects or errors known as errata. Current characterized errata are available on request. MPEG is an international standard for video compression/decompression promoted by ISO. Implementations of MPEG CODECs, or MPEG enabled platforms may require licenses from various entities, including Intel Corporation. Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order. Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from by calling 1-800-548-4725 or by visiting Intel’s website at http://www.intel.com.
  • Intel Architecture Optimization Manual

    Intel Architecture Optimization Manual

    Intel Architecture Optimization Manual Order Number 242816-003 1997 5/5/97 11:38 AM FRONT.DOC Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The Pentium®, Pentium Pro and Pentium II processors may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Such errata are not covered by Intel’s warranty. Current characterized errata are available on request. Contact your local Intel sales office or your distributor to obtain the latest specifications before placing your product order. Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from: Intel Corporation P.O.
  • The Microarchitecture of the Pentium 4 Processor

    The Microarchitecture of the Pentium 4 Processor

    The Microarchitecture of the Pentium 4 Processor Glenn Hinton, Desktop Platforms Group, Intel Corp. Dave Sager, Desktop Platforms Group, Intel Corp. Mike Upton, Desktop Platforms Group, Intel Corp. Darrell Boggs, Desktop Platforms Group, Intel Corp. Doug Carmean, Desktop Platforms Group, Intel Corp. Alan Kyker, Desktop Platforms Group, Intel Corp. Patrice Roussel, Desktop Platforms Group, Intel Corp. Index words: Pentium® 4 processor, NetBurst™ microarchitecture, Trace Cache, double-pumped ALU, deep pipelining provides an in-depth examination of the features and ABSTRACT functions of the Intel NetBurst microarchitecture. This paper describes the Intel® NetBurst™ ® The Pentium 4 processor is designed to deliver microarchitecture of Intel’s new flagship Pentium 4 performance across applications where end users can truly processor. This microarchitecture is the basis of a new appreciate and experience its performance. For example, family of processors from Intel starting with the Pentium it allows a much better user experience in areas such as 4 processor. The Pentium 4 processor provides a Internet audio and streaming video, image processing, substantial performance gain for many key application video content creation, speech recognition, 3D areas where the end user can truly appreciate the applications and games, multi-media, and multi-tasking difference. user environments. The Pentium 4 processor enables real- In this paper we describe the main features and functions time MPEG2 video encoding and near real-time MPEG4 of the NetBurst microarchitecture. We present the front- encoding, allowing efficient video editing and video end of the machine, including its new form of instruction conferencing. It delivers world-class performance on 3D cache called the Execution Trace Cache.
  • Multiprocessing Contents

    Multiprocessing Contents

    Multiprocessing Contents 1 Multiprocessing 1 1.1 Pre-history .............................................. 1 1.2 Key topics ............................................... 1 1.2.1 Processor symmetry ...................................... 1 1.2.2 Instruction and data streams ................................. 1 1.2.3 Processor coupling ...................................... 2 1.2.4 Multiprocessor Communication Architecture ......................... 2 1.3 Flynn’s taxonomy ........................................... 2 1.3.1 SISD multiprocessing ..................................... 2 1.3.2 SIMD multiprocessing .................................... 2 1.3.3 MISD multiprocessing .................................... 3 1.3.4 MIMD multiprocessing .................................... 3 1.4 See also ................................................ 3 1.5 References ............................................... 3 2 Computer multitasking 5 2.1 Multiprogramming .......................................... 5 2.2 Cooperative multitasking ....................................... 6 2.3 Preemptive multitasking ....................................... 6 2.4 Real time ............................................... 7 2.5 Multithreading ............................................ 7 2.6 Memory protection .......................................... 7 2.7 Memory swapping .......................................... 7 2.8 Programming ............................................. 7 2.9 See also ................................................ 8 2.10 References .............................................
  • Pentium® Ii Processor at 233 Mhz, 266 Mhz, 300

    Pentium® Ii Processor at 233 Mhz, 266 Mhz, 300

    E PENTIUM® II PROCESSOR AT 233 MHZ, 266 MHZ, 300 MHZ, AND 333 MHZ n Available at 233 MHz, 266 MHz, n Optimized for 32-bit applications 300 MHz, and 333 MHz core running on advanced 32-bit operating frequencies systems n Binary compatible with applications n Single Edge Contact (S.E.C.) cartridge running on previous members of the packaging technology; the S.E.C. Intel microprocessor line cartridge delivers high performance n Dynamic Execution micro architecture with improved handling protection and socketability n Dual Independent Bus architecture: n Separate dedicated external System Integrated high performance 16 KB Bus and dedicated internal high-speed instruction and 16 KB data, cache bus nonblocking, level one cache n n Intel’s highest performance processor Available with integrated 512 KB combines the power of the Pentium® unified, nonblocking, level two cache Pro processor with the capabilities of n Enables systems which are scaleable MMX™ technology up to two processors and 64 GB of n Power Management capabilities physical memory System Management mode n Error-correcting code for System Bus Multiple low-power states data The Intel Pentium® II processor is designed for high-performance desktops, workstations and mainstream servers, and is binary compatible with previous Intel Architecture processors. The Pentium II processor provides the best performance available for applications running on advanced operating systems such as Windows* 95, Windows NT and UNIX*. This is achieved by integrating the best attributes of Intel’s processors — the dynamic execution performance of the Pentium Pro processor plus the capabilities of MMX™ technology — bringing a new level of performance for system buyers.
  • Intel Xeon Processor Can Be Identified by the Following Values

    Intel Xeon Processor Can Be Identified by the Following Values

    Intel® Xeon® Processor Specification Update December 2006 Notice: The Intel® Xeon® processor may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are documented in this specification update. Document Number: 249678-056 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO SALE AND/OR USE OF INTEL PRODUCTS, INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT, OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications. Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked “reserved” or “undefined.” Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order. Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at http://developer.intel.com/design/litcentr. Intel®, the Intel® logo, Pentium®, Pentium® III Xeon™, Celeron, Intel® NetBurst™ and Intel® Xeon™ are trademarks or registered trademarks of Intel® Corporation or its subsidiaries in the United States and other countries.
  • I386-Based Computer Architecture and Elementary Data Operations

    I386-Based Computer Architecture and Elementary Data Operations

    Leonardo Journal of Sciences Issue 3, July-December 2003 ISSN 1583-0233 p. 9-23 I386-Based Computer Architecture and Elementary Data Operations Lorentz JÄNTSCHI Technical University of Cluj-Napoca, Romania http://lori.academicdirect.ro Abstract Computers using in a very large field of sciences and not only in sciences is a reality now. Research, evidence, automation, entertainment, communication are makes by computer. To create easy to use, professional, and efficient applications is not an easy task. Compatibility problems, when data are ports from different applications, are frequently solves using operating system modules (such as ODBC – open database connectivity). The aim of this paper was to describe i.386-based computer architecture and to debate the elementary data operators. Keywords i386 computer architecture, elementary data operations Introduction Computers using in a very large field of sciences and not only in sciences is a reality now. Research, evidence, automation, entertainment, communication are makes by computer. The peoples who work with the computer are splits in two categories. Users want at key applications to exploit them. May be the majority of computer are simply users that uses 9 http://ljs.academicdirect.ro i386-Based Computer Architecture and Elementary Data Operations Lorentz JÄNTSCHI at key applications at office in a job specific action. Developers are computer specialists, which use the software and the hardware knowledge to create, test, and upgrade computers and programs. In computers industry (and not only) there exists so called brands. Most of the peoples it heard about Microsoft [1] or IBM [2]. These are brands. A brand is generally a corporation, frequently a multinational one, which produce a significant quantity (percents of total) of specific products for world users.
  • Energy Per Instruction Trends in Intel® Microprocessors

    Energy Per Instruction Trends in Intel® Microprocessors

    Energy per Instruction Trends in Intel® Microprocessors Ed Grochowski, Murali Annavaram Microarchitecture Research Lab, Intel Corporation 2200 Mission College Blvd, Santa Clara, CA 95054 [email protected], [email protected] Abstract where throughput performance is the primary objective. In order to deliver high throughput performance within a Energy per Instruction (EPI) is a measure of the amount fixed power budget, a microprocessor must achieve low of energy expended by a microprocessor for each EPI. instruction that the microprocessor executes. In this It is important to note that MIPS/watt and EPI do not paper, we present an overview of EPI, explain the consider the amount of time (latency) needed to process factors that affect a microprocessor’s EPI, and derive a an instruction from start to finish. Other metrics such as MIPS 2/watt (related to energy•delay) and MIPS 3/watt historical comparison of the trends in EPI over multiple 2 generations of Intel microprocessors. We show that the (related to energy•delay ) assign increasing importance recent Intel® Pentium® M and Intel® Core™ Duo to the time required to process instructions, and are thus microprocessors achieve significantly lower EPI than used in environments in which latency performance is what would be expected from a continuation of historical the primary objective. trends. 2. What Determines EPI? 1. Introduction Consider a capacitor that is charged and discharged With the power consumption of recent desktop by a CMOS inverter as shown in Figure 1. microprocessors having reached 130 watts, power has emerged at the forefront of challenges facing the V microprocessor designer [1, 2].
  • MP Assignment V.Pages

    MP Assignment V.Pages

    MP Assignment V 1. A. With a neat diagram, explain the internal structure of Pentium Pro. The Pentium Pro is structured d i f f e r e n t l y t h a n e a r l i e r microprocessors. The system buses, which communicate to the memory and I/O, connect to an internal level 2 cache that is often on the main board in most other microprocessor systems. The level 2 cache in the Pentium Pro is either 256K bytes or 512K bytes. The bus interface unit (BIU) controls the access to the system buses through the level 2 cache, which is integrated in Pentium Pro. The BIU generates the memory address and control signals, and passes and fetches data or instructions to either a level 1 data cache or a level 1 instruction cache. The instruction cache is connected to the instruction fetch and decode unit (IFDU). Pentium Pro can process two integer instructions and one floating-point instruction simultaneously. The dispatch and execute unit (DEU) retrieves decoded instructions from the instruction pool when they are complete, and then executes them. Pentium Pro has a RU (Retire unit) which checks the instruction pool and removes decoded instructions that have been executed. B. List the new features added to Pentium Pro when compared with its predecessors with respect to memory system. The memory system for the Pentium Pro microprocessor is 4G bytes in size, similar to 80386DX–Pentium microprocessors, but access to an area between 4G and 64G is made possible by additional address signals A32-35.
  • XAPP196 "Interfacing a Virtex-E Device to a Pentium Processor" V1.0

    XAPP196 "Interfacing a Virtex-E Device to a Pentium Processor" V1.0

    Product Obsolete/Under Obsolescence Application Note: Virtex Series R Interfacing a Virtex-E Device to a Pentium Processor XAPP196 (v1.0) December 15, 2000 Summary This application note describes a reference design for a Virtex™-E FPGA interface to an Intel Pentium™ processor. The Pentium I system bus, design concerns, and possible applications of this design are discussed. Additionally, the differences between the Pentium I, II, and III busses are discussed. For more information specific to the Intel Pentium family of processors, see the Intel developer website (http://developer.intel.com/). Design General Discussion The design was synthesized using FPGA Express 3.4 (Verilog) and implemented using Foundation ISE version 3.1i. Internally, the FPGA design has been constrained to run at 100 MHz. However, the Intel Pentium processor system bus runs at only 66 MHz. To account for this discrepancy, two asynchronous FIFOs are used allowing the internal design to run at a higher frequency than the bus (Figure 3). Data is taken from the bus at 66 MHz, processed at a higher speed, and returned to the processor over the bus at 66 MHz. For more information, see the Pentium data sheet at (http://developer.intel.com/design/intarch/pentium/pentium.htm). The Pentium I and II system busses run at 66 MHz. The Pentium III system bus runs at either 100MHz or 133 MHz. These processors are used when fast bus transactions are necessary. A discussion of how to adapt the reference design to the Pentium II and III architecture is included on page 4. The reference design was created using an Intel Pentium 166 MHz embedded processor, and a Spartan™-II XC2S50.