DOCSLIB.ORG

The Itsy Pocket Computer Version 1.5: User's Manual.'' Marc A

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
The Itsy Pocket Computer Version 1.5: User's Manual.'' Marc A J U L Y 1 9 9 8 WRL Technical Note TN-54 The Itsy Pocket Computer Version 1.5 User's Manual Marc A. Viredaz d i g i t a l Western Research Laboratory 250 University Avenue Palo Alto, California 94301 USA The Western Research Laboratory (WRL) is a computer systems research group that was founded by Digital Equipment Corporation in 1982. Our focus is computer science research relevant to the design and application of high performance scientific computers. We test our ideas by designing, building, and using real systems. The systems we build are research prototypes; they are not intended to become products. There are two other research laboratories located in Palo Alto, the Network Systems Lab (NSL) and the Systems Research Center (SRC). Another Digital research group is located in Cambridge, Massachusetts (CRL). Our research is directed towards mainstream high-performance computer systems. Our prototypes are intended to foreshadow the future computing environments used by many Digital customers. The long-term goal of WRL is to aid and accelerate the development of high-performance uni- and multi-processors. The research projects within WRL will address various aspects of high-performance computing. We believe that significant advances in computer systems do not come from any single technological advance. Technologies, both hardware and software, do not all advance at the same pace. System design is the art of composing systems which use each level of technology in an appropriate balance. A major advance in overall system performance will require reexamination of all aspects of the system. We do work in the design, fabrication and packaging of hardware; language processing and scaling issues in system software design; and the exploration of new applications areas that are opening up with the advent of higher performance systems. Researchers at WRL cooperate closely and move freely among the various levels of system design. This allows us to explore a wide range of tradeoffs to meet system goals. We publish the results of our work in a variety of journals, conferences, research reports, and technical notes. This document is a technical note. We use this form for rapid distribution of technical material. Usually this represents research in progress. Research reports are normally accounts of completed research and may include material from earlier technical notes. Research reports and technical notes may be ordered from us. You may mail your order to: Technical Report Distribution DEC Western Research Laboratory, WRL-2 250 University Avenue Palo Alto, California 94301 USA Reports and technical notes may also be ordered by electronic mail. Use one of the fol- lowing addresses: Digital E-net: JOVE::WRL-TECHREPORTS Internet: [email protected] UUCP: decpa!wrl-techreports To obtain more details on ordering by electronic mail, send a message to one of these addresses with the word ``help'' in the Subject line; you will receive detailed instruc- tions. Reports and technical notes may also be accessed via the World Wide Web: http://www.research.digital.com/wrl/home.html. The Itsy Pocket Computer Version 1.5 User's Manual Marc A. Viredaz July 1998 Abstract The Itsy pocket computer is a exible research platform develop ed at Compaq Computer Corp ora- tion's Western Research Laboratory WRL. Its aim is to enable hardware and software researchin pocket computing, including low-p ower hardware, p ower management, op erating systems, wire-less networking, user interfaces, and applications. This do cument describ es the architecture and the low-level programming mo del of the Itsy computer. Revision 1.0 The Itsy Pocket Computer Version 1.5 : User's Manual Contents Acknowledgements 1 Disclaimer 1 1 Intro duction 1 1.1 History . 1 1.2 Notations . 2 2 Architecture 2 2.1 Pro cessor . 2 2.2 Power supply . 2 2.2.1 Power monitoring . 3 2.3 Reset scheme . 5 2.4 Control logic . 5 2.5 Memory system . 5 2.5.1 Flash memory . 6 2.5.2 Dynamic RAM . 6 2.6 Input/output devices . 7 2.6.1 Display and touch-screen . 7 2.6.2 Audio interface . 8 2.6.3 Serial interface . 8 2.6.4 Infrared interface . 10 2.6.5 Push-buttons . 11 2.7 Daughter-card interface . 11 2.7.1 Static-memory identi cation scheme . 16 3 Programmer's mo del 18 3.1 Memory map . 18 3.2 Mother-b oard general-purp ose input/output signals . 18 3.3 Non-volatile memory identi cation structure . 22 References 25 A Daughter-card mechanical sp eci cations 28 WRL, Compaq iii The Itsy Pocket Computer Version 1.5 : User's Manual List of Figures 1 Architecture of the Itsy p o cket computer . 3 2 Front panel of the Itsy computer . 4 3 Serial-interface cable to 6-pin male MMJ connector . 9 4 Serial-interface cables to 9-pin male and female DIN connectors . 10 5 Non-volatile memory identi cation structure for 16-bit devices . 24 6 Non-volatile memory identi cation structure for 32-bit devices . 25 7 Daughter-card mechanical sp eci cations . 29 8 Pad layout sp eci cations for the daughter-card connector . 30 List of Tables 1 Voltage thresholds for p ower monitoring . 4 2 Audio jack connector pin-out . 8 3 Serial-interface connector pin-out . 9 4 Daughter-card connector pin-out . 12 5 Daughter-card general-purp ose input/output signals . 16 6 Memory map . 19 7 Mother-b oard general-purp ose input/output signals . 20 iv WRL, Compaq The Itsy Pocket Computer Version 1.5 : User's Manual Acknowledgements The Itsy p o cket-computer pro ject was started and led by Bill Hamburgen. The hardware describ ed in this do cumentwas designed jointly by Bill Hamburgen and the author. The author would liketoacknowledge the supp ort of Marco Annaratone, Roy Levin, and Bob Supnik. The author is grateful to the design team of the StrongARM SA-1100 processor, in particular to Richard Witek, the chief architect, and to Gregg Mack, who designed the pro cessor's evaluation platform a.k.a. Brutus which served as a starting p oint to the design of the Itsy computer. Other memb ers of the StrongARM team who provided invaluable services are Lynn Comp, Tim Litch, Jeanne Meyer, Jim Montanaro, Tom Schild, and Je Slaton. The author is also indebted to the Itsy team at the Western Research Laboratory WRL and System Research Center SRC : Jo el Bartlett, Lawrence Brakmo, David Chaiken, Je Dean, Puneet Kumar, Bob Mayo, Sharon Perl, Barton Sano, Carl Waldspurger, and Deb orah Wallach, for their comments and feed-back. Sp ecial thanks go to Wayne Mack, who built several of the early prototyp es, and to Annie Warren, Steve Jeske, and Fran McGroary-Dehn for taking care of the pro ject's logistics. Disclaimer Compaq Computer Corp oration b elieves the information included in this pub- lication is correct as of the date of publication. Such information is sub ject to change without notice. Compaq is not resp onsible for inadvertent errors. Compaq makes no representations that the use of its pro ducts in the man- ner describ ed in this publication will not infringe on existing or future patent rights, nor do the descriptions contained in this publication imply the granting of licenses to make, use, or sell equipment or software in accordance with the description. 1 Intro duction This do cument describ es the architecture and the programmer's mo del of the Itsy pocket computer. It should b e considered as a guide for low-level software develop ers and daughter-card designers. 1.1 History The rst printed-circuit board PCB, referred to as Itsy mother-board version 1.0,was completed in November 1997. This rst prototyp e had several aws, all of which could, fortunately, be corrected. The logic design corresp onding to a mo di ed i.e., patched version 1.0 b oard is known as Itsy mother-board version 1.1. This design corresp onds only to a set of schematics, no physical PCB having b een manufactured. A total of six version 1.0/1.1 systems were built. WRL, Compaq 1 The Itsy Pocket Computer Version 1.5 : User's Manual A second prototyp e, named Itsy mother-board version 1.5 was rst built in March 1998. It corresp onds to a version 1.1 system with a few additional features. From the programmer's p oint- of-view, there are almost no di erences b etween the versions 1.1 and 1.5. This do cument describ es the Itsy mother-b oard version 1.5. All relevant di erences between the versions 1.1 and 1.5 are outlined in fo ot-notes. 1.2 Notations In this rep ort, electrical signals are represented as upp er-case names in a sans-serif font e.g., PWR EN . Active-low signals are denoted byover-lines e.g., RESET, while buses and elementof buses are sp eci ed by subscripts e.g., D , A . In the schematics and PLD listing, the same 31 :: 0 0 signals are represented using the syntax and conventions of the corresp onding CAD to ols. For example, the signal CS app ears as ~cs[0] in the schematics, according to the WindowSIL [Tha97 ] 0 conventions, and is represented as !CS0 in the PLD listing, following the ABEL syntax of Synario [Syn96]. On the schematics, each comp onent is uniquely identi ed by a short reference 2 { 4 letters. In this do cument, these comp onent references are represented in a xed-size font e.g., s01.
Load more

Recommended publications
  • A Machine-Independent DMA Framework for Netbsd
    AMachine-Independent DMA Framework for NetBSD Jason R. Thorpe1 Numerical Aerospace Simulation Facility NASA Ames Research Center Abstract 1.1. Host platform details One of the challenges in implementing a portable In the example platforms listed above,there are at kernel is finding good abstractions for semantically- least three different mechanisms used to perform DMA. similar operations which often have very machine- The first is used by the i386 platform. This mechanism dependent implementations. This is especially impor- can be described as "what you see is what you get": the tant on modern machines which share common archi- address that the device uses to perform the DMA trans- tectural features, e.g. the PCI bus. fer is the same address that the host CPU uses to access This paper describes whyamachine-independent the memory location in question. DMA mapping abstraction is needed, the design consid- DMA address Host address erations for such an abstraction, and the implementation of this abstraction in the NetBSD/alpha and NetBSD/i386 kernels. 1. Introduction NetBSD is a portable, modern UNIX-likeoperat- ing system which currently runs on eighteen platforms covering nine processor architectures. Some of these platforms, including the Alpha and i3862,share the PCI busasacommon architectural feature. In order to share device drivers for PCI devices between different platforms, abstractions that hide the details of bus access must be invented. The details that must be hid- den can be broken down into twoclasses: CPU access Figure 1 - WYSIWYG DMA to devices on the bus (bus_space)and device access to host memory (bus_dma). Here we will discuss the lat- The second mechanism, employed by the Alpha, ter; bus_space is a complicated topic in and of itself, is very similar to the first; the address the host CPU and is beyond the scope of this paper.
    [Show full text]
  • Computer Architectures an Overview
    Computer Architectures An Overview PDF generated using the open source mwlib toolkit. See http://code.pediapress.com/ for more information. PDF generated at: Sat, 25 Feb 2012 22:35:32 UTC Contents Articles Microarchitecture 1 x86 7 PowerPC 23 IBM POWER 33 MIPS architecture 39 SPARC 57 ARM architecture 65 DEC Alpha 80 AlphaStation 92 AlphaServer 95 Very long instruction word 103 Instruction-level parallelism 107 Explicitly parallel instruction computing 108 References Article Sources and Contributors 111 Image Sources, Licenses and Contributors 113 Article Licenses License 114 Microarchitecture 1 Microarchitecture In computer engineering, microarchitecture (sometimes abbreviated to µarch or uarch), also called computer organization, is the way a given instruction set architecture (ISA) is implemented on a processor. A given ISA may be implemented with different microarchitectures.[1] Implementations might vary due to different goals of a given design or due to shifts in technology.[2] Computer architecture is the combination of microarchitecture and instruction set design. Relation to instruction set architecture The ISA is roughly the same as the programming model of a processor as seen by an assembly language programmer or compiler writer. The ISA includes the execution model, processor registers, address and data formats among other things. The Intel Core microarchitecture microarchitecture includes the constituent parts of the processor and how these interconnect and interoperate to implement the ISA. The microarchitecture of a machine is usually represented as (more or less detailed) diagrams that describe the interconnections of the various microarchitectural elements of the machine, which may be everything from single gates and registers, to complete arithmetic logic units (ALU)s and even larger elements.
    [Show full text]
  • PMAZ-AA Turbochannel SCSI Module Functional Specification
    -- -- PMAZ-AA TURBOchannel SCSI Module Functional Specification Revision 1.2 Workstation Systems Engineering Digital Equipment Corporation 100 Hamilton Avenue Palo Alto, CA 94301 August 27, 1990 August 1990 The information in this document is subject to change without notice and should not be construed as a commitment by Digital Equipment Corporation. Digital Equipment Corporation assumes no responsibilty for any errors that may appear in this document. The software described in this document is furnished under a license and may be used or copied only in accordance with the terms of such license. Digital Equipment Coporation assumes no responsibility for the use or reliability of its software on equip- ment that is not supplied by Digital or its af®liated companies. Digital Equipment Corporation 1990. All Rights reserved Printed in U.S.A. The following are trademarks of Digital Equipment Corporation: DEC DECnet DECstation DECsystem DECUS MicroVAX MicroVMS PDP TURBOchannel ULTRIX ULTRIX-32 UNIBUS VAX VAXBI VAXcluster VAXstation VMS VT i -- -- Blank Page ii -- -- Table of Contents 1. PMAZ-AA SCSI Module 2. Address Map 3. Interrupts 4. Power Estimates 5. External Interface 6. Functional Description 6.1. 53C94 ............................................................................................................................... 4 6.2. SCSI Buffer ..................................................................................................................... 4 6.3. DMA Address Register ..................................................................................................
    [Show full text]
  • Openvms I/O User's Reference Manual
    OpenVMS I/O User’s Reference Manual Order Number: AA–PV6SD–TK April 2001 This manual contains the information necessary to interface directly with the I/O device drivers supplied as part of the Compaq OpenVMS operating system. Several examples of programming techniques are included. This document does not contain information on I/O operations using the OpenVMS Record Management Services. Revision/Update Information: This manual supersedes the OpenVMS I/O User’s Reference Manual, OpenVMS Alpha Version 7.2, OpenVMS VAX Version 7.2 Software Version: OpenVMS Alpha Version 7.3 OpenVMS VAX Version 7.3 Compaq Computer Corporation Houston, Texas © 2001 Compaq Computer Corporation Compaq, VAX, VMS, and the Compaq logo Registered in U.S. Patent and Trademark Office. OpenVMS and Tru64 are trademarks of Compaq Information Technologies Group, L.P in the United States and other countries. Microsoft, MS-DOS, Visual C++, Windows, and Windows NT are trademarks of Microsoft Corporation in the United States and other countries. Intel, Intel Inside, and Pentium are trademarks of Intel Corporation in the United States and other countries. Motif, OSF/1, and UNIX are trademarks of The Open Group in the United States and other countries. All other product names mentioned herein may be trademarks of their respective companies. Confidential computer software. Valid license from Compaq required for possession, use, or copying. Consistent with FAR 12.211 and 12.212, Commercial Computer Software, Computer Software Documentation, and Technical Data for Commercial Items are licensed to the U.S. Government under vendor’s standard commercial license. Compaq shall not be liable for technical or editorial errors or omissions contained herein.
    [Show full text]
  • Personal Decstation Series Technical Overview
    Personal DECstation Series Technical Overview • Personal DECstation 5000/20 • Personal DECstation 5000/25 TM Nameplate d i g i t a l WSMXS001 Worksystems Base Product Marketing Digital Equipment Corporation Palo Alto, California Version 1.0 December, 1991 Digital believes the information in this publication is accurate as of its publication date; such information is subject to change without notice. Digital is not responsible for any errors in the information given in this publication. The software described in this document is furnished under license and may be used or copied only in accordance with the terms of such license. No responsibility is assumed for the use or reliability of software on equipment that is not sup- plied by Digital Equipment Corporation or its affiliated companies. The following are trademarks of Digital Equipment Corporation: DEC, DECstation, DEC Ada, DEC FUSE, DEC GKS, DEC PHIGS, DEC VUIT, DECnet, DECwindows, DECsystem, the DIGITAL Logo, PATHWORKS, PixelStamp, TURBOchannel, ULTRIX, VAX, VAXstation, VMS, and XUI. PostScript is a registered trademark of Adobe Systems, Inc. AT&T and System V are regis- tered trademarks of American Telephone and Telegraph Company. Apple and Macintosh are registered trademarks of Apple Computer, Inc. Network Computing System is a trademark of Hewlett-Packard Company. Intel is a trademark of Intel Corporation. PC/AT is a trademark and IBM and OS/2 are registered trademarks of International Business Machines Corporation. Lotus is a registered trademark of Lotus Development Corporation. MIPS is a registered trade- mark of MIPS Computer Systems, Inc. MS-DOS is a registered trademark of Microsoft Corpo- ration. NFS is a trademark of Sun Microsystems, Inc.
    [Show full text]
  • Decstation 5000 Model 100 Series Maintenance Guide
    EK-PM32G-MG-003 DECstation 5000 Model 100 Series Maintenance Guide digital equipment corporation maynard, massachusetts First printing, May 1991 Second printing, January 1992 Third printing, April 1993 The information in this document is subject to change without notice and should not be construed as a commitment by Digital Equipment Corporation. Digital Equipment Corporation assumes no responsibility for any errors that may appear in this document. The software described in this document is furnished under a license and may be used or copied only in accordance with the terms of such license. Digital Equipment Corporation assumes no responsibility for the use or reliability of its software on equipment that is not supplied by Digital or its affiliated companies. © Digital Equipment Corporation 1993. All Rights Reserved Printed in U.S.A. USA This equipment generates, uses, and may emit radio frequency energy. The equipment has been type tested and found to comply with the limits for a Class A computing device pursuant to Subpart J of Part 15 of FCC Rules, which are designed to provide reasonable protection against such radio frequency interference. Operation of this equipment in a residential area may cause interference in which case the user at his own expense will be required to take whatever measures may be required to correct the interference. The following are trademarks of Digital Equipment Corporation: DEC PDP VAXBI DECnet ThinWire VAXcluster DECstation TURBOchannel VAXstation DECsystem ULTRIX VMS DECUS ULTRIX-32 VT MicroVAX UNIBUS MicroVMS VAX dt Contents About This Guide .......................................... xxi 1 A Look at DECstation 5000 Model 100 Series Hardware System Hardware Configurations .
    [Show full text]
  • Quickspecs 8.2, and HP Openvms Alpha Version 8.2 Overview
    RETIRED: Retired products sold prior to the November 1, 2015 separation of Hewlett-Packard Company into Hewlett Packard Enterprise Company and HP Inc. may have older product names and model numbers that differ from current models. HP OpenVMS for Integrity Servers Versions 8.2-1 and QuickSpecs 8.2, and HP OpenVMS Alpha Version 8.2 Overview Introduction NOTE: The OpenVMS VAX information is included in the HP OpenVMS Operating System for Alpha Version 7.3-1 and 7.3-2, and VAX Version 7.3 Software Product Description (SPD 25.01.xx). This QuickSpec describes the HP OpenVMS Operating System software for the AlphaServer and Integrity server computer families. Except where explicitly noted, the features described in this SPD apply equally to AlphaServer and Integrity server systems. HP OpenVMS operating system licenses and part numbers for the two platforms are architecture specific. Please refer to the Ordering Information section of this Quickspec for further details. Description OpenVMS is a general-purpose, multiuser operating system that runs in both production and development environments. Starting with OpenVMS Version 8.2, we introduced support for OpenVMS for Integrity servers. OpenVMS Version 8.2-1 continues support for all of the Integrity servers and options supported in HP OpenVMS Version 8.2 for Integrity servers, as well as introduces support for additional Integrity server systems. OpenVMS Version 8.2-1 is a replacement for OpenVMS Version 8.2 on Integrity. Standard support for OpenVMS Version 8.2 on Integrity ends June 2006 or when OpenVMS V8.3 ships. OpenVMS Alpha supports Hewlett- Packard's AlphaServer series computers.
    [Show full text]
  • Decsystem 5900 Service Guide Order Number: EK–D590A–PS
    DECsystem 5900 Service Guide Order Number: EK–D590A–PS. C01 Digital Equipment Corporation Maynard, Massachusettes First Printing, December 1991 Revised June 1992, April 1993 The information in this document is subject to change without notice and should not be construed as a commitment by Digital Equipment Corporation. Digital Equipment Corporation assumes no responsibility for any errors that may appear in this document. Restricted Rights: Use, duplication, or disclosure by the U.S. Government is subject to restrictions as set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at DFARS 252.227-7013. © Digital Equipment Corporation 1993. All Rights Reserved. Printed in U.S.A. The following are trademarks of Digital Equipment Corporation: CI, CompacTape, DEC, DECconnect, DECnet, DECserver, DECsystem 5900, DECwindows, RRD40, RRD50, RX, ThinWire, TK, TS, TU, TURBOchannel, ULTRIX, VAX, VAX DOCUMENT, VMS, VT, and the Digital logo. Prestoserve is a trademark of Legato Systems Inc. All other trademarks and registered trademarks are the property of their respective holders. FCC Notice: The equipment described in this manual generates, uses, and may emit radio frequency energy. The equipment has been type tested and found to comply with the limits for a Class A computing device pursuant to Subpart J of Part 15 of FCC Rules, which are designed to provide reasonable protection against such radio frequency interference when operated in a commercial environment. Operation of this equipment in a residential area may cause interference, in which case the user at his own expense may be required to take measures to correct the interference.
    [Show full text]
  • Digital Technical Journal, Volume 4, Number 3: NVAX-Microprocessor VAX Systems
    Editorial Jane C. Blake, Editor Kathleen M. Stetson, Associate Editor Helen L. Patterson, Associate Editor Circulation Catherine M. Phillips, Administrator Sherry L. Gonzalez Production Terri Autieri, Production Editor Anne S. Katzeff, ppographer Peter R. Woodbury, Illustrator Advisory Board Samuel H. Fuller, Chairman Richard W Beane Richard J. Hollingsworth Alan G. Nemeth Victor A. Vyssotsky Gayn B. Winters The Digital TechnicalJournal is published quarterly by Digital Equipment Corporation, 146 Main Street MLO 1-3/B68,Maynard, Massachusetts 01754-2571. Subscriptions to the Journal are $40.00 for four issues and must be prepaid in U.S. funds. University and college professors and Ph.D. students in the electrical engineering and computer science fields receive complimentary subscriptions upon request. Orders, inquiries, and address changes should be sent to the Digital TechnicalJournal at the published-by address. Inquiries can also be sent electronically to [email protected]. Single copies and back issues are available for $16.00 each from Digital Press of Digital Equipment Corporation, 1 Burlington Woods Drive, Burlington, MA 01830-4597 Digital employees may send subscription orders on the ENET to RDVAX::JOURNAL or by interoffice mail to mailstop ML01-3/B68. Orders should include badge number, site location code, and address. All employees must advise of changes of address. Comments on the content of any paper are welcomed and may be sent to the editor at the published-by or network address. Copyright O 1992 Digital Equipment Corporation. Copying without fee is permitted provided that such copies are made for use in educational institutions by faculty members and are not distributed for commercial advantage.
    [Show full text]
  • Table of Contents
    Table of Contents Introduction Source Code Drivers Security Configuration Part 1 Configuration Part 2 Configuration Part 3 Configuration Part 4 Configuration Part 5 Configuration Part 6 Configuration Part 7 Configuration Part 8 Configuration Part 9 Configuration Part 10 Configuration Part 11 Configuration Part 12 Configuration Part 13 Configuration Part 14 Configuration Part 15 Configuration Part 16 Configuration Part 17 Configuration Part 18 Configuration Part 19 Configuration Part 20 Configuration Part 21 Configuration Part 22 Configuration Part 23 Compiling and Installing Modules Patches Types of Kernels Android The Linux Kernel: Introduction In 1991, a Finnish student named Linus Benedict Torvalds made the kernel of a now popular operating system. He released Linux version 0.01 on September 1991, and on February 1992, he licensed the kernel under the GPL license. The GNU General Public License (GPL) allows people to use, own, modify, and distribute the source code legally and free of charge. This permits the kernel to become very popular because anyone may download it for free. Now that anyone can make their own kernel, it may be helpful to know how to obtain, edit, configure, compile, and install the Linux kernel. A kernel is the core of an operating system. The operating system is all of the programs that manages the hardware and allows users to run applications on a computer. The kernel controls the hardware and applications. Applications do not communicate with the hardware directly, instead they go to the kernel. In summary, software runs on the kernel and the kernel operates the hardware. Without a kernel, a computer is a useless object.
    [Show full text]
  • Hardware Interfaces Hardware Overview
    OPERATING SYSTEM STRUCTURES OPERATING SYSTEM STRUCTURES Hardware interfaces Hardware overview System buses CPU CPU • External buses and ports AGP • Northbridge RAM Storage device interfaces • CSA Other buses around computers I2C/SMBus • Southbridge PCI temp PCI bus Audio SATA Net USB ISA bus/ SCSI FW LPC floppy MEELIS ROOS 1 MEELIS ROOS 2 OPERATING SYSTEM STRUCTURES OPERATING SYSTEM STRUCTURES System buses PCI (Peripheral Component Interface) Old PC: ISA, EISA, MCA, VLB Originally 32-bit, 33 MHz • • PnP, ISAPnP, other PnP 64-bit 66 MHz PCI • • Non-PC: VME, SBus, NuBus, Zorro II/III, TURBOChannel AGP — Advanced Graphics Port (PCI+IOMMU) • • Current: PCI family 3.3V, 5V voltages • • PCMCIA / PC Card, ExpressCard, CompactFlash, MMC/xD, . .. PCI-X (32- or 64-bit; 33, 66, 100 and 133 MHz) • • SGI: GIO32/GIO64, XIO PCI Express • • – Fast point-to-point serial interface – Up to 16 serial lanes can be used in parallel CSA — Communication Streaming Architecture • Hotplug, cPCI • MEELIS ROOS 3 MEELIS ROOS 4 OPERATING SYSTEM STRUCTURES OPERATING SYSTEM STRUCTURES External ports External buses Serial ports — RS-232, RS-422 (0.15..460 kbps) ADB — Apple Desktop Bus (10 kbps) • • Parallel port — IEEE-1284 (up to 8 Mbps) USB — Universal Serial Bus • • PS/2 — special-purpose serial ports – 1.1 and 12 Mbps (UHCI, OHCI) • – 480 Mbps (EHCI) Other special-purpose serial ports (keyboard, JTAG, . ) • FireWire (IEEE-1394) • – 400 and 800 Mbps – OHCI MEELIS ROOS 5 MEELIS ROOS 6 OPERATING SYSTEM STRUCTURES OPERATING SYSTEM STRUCTURES Storage device interfaces SCSI
    [Show full text]
  • Turbochannel System Parameters
    EK-TCAAB-SP-005 TURBOchannel System Parameters On-line version. Previous versions of this document are obsolete and should be discarded. This document supersedes all previous versions. dt September 1991 The information in this document is subject to change without notice and should not be construed as a commitment by Digital Equipment Corporation. Digital Equipment Corporation assumes no responsibility for any errors or omissions that may exist in this document. © Digital Equipment Corporation 1991. All Rights Reserved Printed in U.S.A. The following are trademarks of Digital Equipment Corporation: DECstation DECsystem TURBOchannel dt The following are trademarks of MIPS Computer Systems, Inc.: MIPS R3000 R4000 Digital’s TRI/ADD Program provides technical and marketing support worldwide to third-party vendors using the SCSI, TURBOchannel, VME, and Futurebus+ interconnects to develop add-on products for open systems. To receive free technical support and notice of new TURBOchannel documentation, contact Digital’s TRI/ADD Program about free membership at the numbers below. Digital Equipment Corporation TRI/ADD Program 100 Hamilton Avenue Palo Alto, CA, U.S.A. 94301 FAX 1.415.853.0155 Internet address: [email protected] U.S.A/Canada Australia France Italy 1.800.678.OPEN 0014.800.125.388 05.90.2874 1678.19087 Japan U.K. Germany 0031.12.2363 0800.89.2610 0130.81.1974 TURBOchannel Technology Transfer Agreement Grant of Right to Use TURBOchannel Technology In exchange for your agreeing to the warranty disclaimer and liability limitation stipulated in this Technology Transfer Agreement, Digital Equipment Corporation (Digital) grants at no cost to you a royalty-free nonexclusive license to use TURBOchannel technology (as specified in the TURBOchannel Specifications) to design and develop any kind of option board, computer system, or application-specific integrated circuit (ASIC).
    [Show full text]