Insiders' Guide Insiders' Eg3.Com Take Away

Total Page:16

File Type:pdf, Size:1020Kb

Insiders' Guide Insiders' Eg3.Com Take Away Non-Commercial Version! Do not print, redistribute, or use in a commercial project. Contents FPGA FPGAs, or “Field Programmable Gate Arrays” show enormous promise for embedded systems - from ASIC C prototyping to medical to military to telecommunications. ONTENTS FPGAs are exciting and powerful! But they have their downside as well. This Insiders’ Guide outlines the FPGA ecosystem, provides an in-depth survey analysis, offers vendor interviews, and details the FPGA vendor community. S , T THE FPGA ECOSYSTEM FPGA SURVEY RESULTS EMAIL INTERVIEWS WITH KEY FPGA VENDORS OOLS EMAIL INTERVIEWS WITH KEY FPGA TOOLS VENDORS – O EMAIL INTERVIEWS WITH KEY FPGA BOARD VENDORS APPENDICES A. Top Internet Resources for FPGAs CTOBER B. New FPGA-related Products (last six months) , C. Vendor Guide: FPGA Manufacturers D. Vendor Guide: FPGA Tool Vendors AND E. Vendor Guide: FPGA Board Vendors F. Vendor Guide: FPGA / DSP Vendors G. Vendor Guide: FPGA Misc. & Services 1, 2007 B OARDS : Non-Commercial Version! Do not print, redistribute, or use in a commercial project. FPGA S , T EXECUTIVE SUMMARY OOLS FPGAs, or “Field Programmable Gate Arrays,” show enormous promise for embedded systems - from ASIC prototyping to medical to military to telecommunications applications. A savvy , engineer might consider FPGAs because of their processing power, their flexilibity and AND reprogrammability, their ability to combine and implement “intellectual property” (IP), or a litany of many reasons. FPGAs are exciting and powerful! But they have their downside as well: they B are notoriously difficult to program, have a relatively steep learning curve, and the “ecosystem” of OARDS providers, tools companies, media outlets, IP, and services around FPGAs is weakly developed. This Insider's Guide is here to help. First, it outlines the key issues in using FPGAs, identifying the top Internet resources and categorizing FPGA vendors by product offering. Second, a survey : T of FPGA “experts” and evaluators provides insights into what real engineers are doing (or trying ABLE OF to do) with FPGAs, alongside interviews with vendors of FPGA hardware, software, and/or services. Finally, appendices identify the most important Internet resources and classify companies by product offering. C ONTENTS COPYRIGHT, DISCLAIMER, LICENSE AGREEMENT © Copyright 2007, eg3.com. All rights reserved. No part of this guide may be reproduced or cited in any form without express written consent of the publisher. This guide is considered a private communication between the purchaser / downloader and the publisher – no citation in public fora is intended or allowed. This document is not to be posted to corporate intranets or shared among users; users are encouraged to go to http://www.eg3.com/report-fpga/ to download their own personal copy. Disclaimer: every attempt has been made to obtain accurate information. However, due to the nature of technical information, this report represents tentative conclusions only and the publisher accepts no liability for any actions taken or conclusions drawn from this material. All users are advised to thoroughly research any FPGA-related choice and to conduct extensive due diligence on their own prior to purchasing or employing any particular FPGA, board, tool, and/or IP product. eg3.com® and eg3® are registered trademarks. All other marks are property of their respective owners. Any slights against persons or organizations are unintentional. Contact us at [email protected], or Tel. 510-713-2150 so that we can correct them. License agreement: No reproduction or further dissemination allowed. By downloading this guide, you agree to use only one copy per individual (individual license) or multiple copies per one single company (company license). You agree not to further copy, disseminate, email, post to a company intra or extranet, post to the Internet, cite in marketing or trade literature, or cite in published magazines. You agree that this document is for internal use only, and understand that all copies are marked with product watermarks to identify and hold responsible the original downloader. You understand that the report is delivered electronically in Adobe PDF format, not hard copy, and you understand that printing or viewing the report is your responsibility. You understand that the information contained in the report is the best available to eg3.com at the time of publication, but that errors and omissions may nonetheless occur. You agree to hold eg3.com harmless for the use of any information contained in this report, and you recognize your responsibility to do due diligence - further researching any product(s) that you may select for your design project(s). You understand that the guide is delivered as is and that no refunds are allowed for purchased copies. © Copyright 2007 – eg3.com – No Reproduction or Further Dissemination Allowed. 0.1 Non-Commercial Version! Do not print, redistribute, or use in a commercial project. The FPGA Ecosystem FPGA If the Internet were a city - a city of FPGA technology - what sites would you want to see? How would you know the lay of the land? What sites are the “most important?” What issues, tensions, and competitions organize the “FPGA ecosystem?” . INTERNET TOUR & OVERVIEW: WHY FPGAS? T S FPGA LEARNING SITES ON THE INTERNET HE , B THE FPGA ECOSYSTEM FPGA VENDORS FPGA E FPGA TOOLS OARDS FPGA INTELLECTUAL PROPERTY (“IP”) FPGA BOARDS COSYSTEM , AND T OOLS : Non-Commercial Version! Do not print, redistribute, or use in a commercial project. FPGA S , T EG3.COM INSIDERS' GUIDE: PHILOSOPHY OOLS , AND Who are the “insiders” in FPGA? Who really knows the technology in and out? If FPGAs were a city - who would be the best “guides?” Despite what the journalists at EE Times, FPGA Journal, B or Embedded Systems Design might say, the smartest people on FPGAs are the people who are OARDS already working with FPGAs. Or perhaps the vendors of FPGA hardware, tools, IP, or services. With all due respect to our fellow journalists, the real FPGA experts are not media reporters! As Woody Allen said, “Those who can't do, teach. Those who can't teach, teach gym.” (h t t p : // w w w .humorsphere.com/movie_quotes/woody-allen.htm, 17 July 2007). Those who understand : T FPGAs, do FPGAs. Those of us who don't, consolidate information and write guides. HE • Our goal, therefore, is not to write the definitive guide to FPGAs but rather to help you FPGA E (the engineer, FPGA designer, or programmer) to understand the high level issues surrounding FPGAs and to identify the best jumping off places in the FPGA community for you to obtain useful information. As for FPGA “insiders,” there are two basic expert groups: COSYSTEM • Insider Group #1: the engineer users of FPGAs, i.e. your peers. Those who have gone before you and already used an FPGA in their design, a design tool, or a board. Included are also those currently considering FPGAs, i.e. at the first steps in their design cycles wrestlings with many of the issues common to FPGA newcomers. We shall call the first group “experts” and the second group, “newbies.” • Insider Group #2: the vendors of FPGA technologies. Companies like Xilinx, Altera, Lattice; software vendors like Celoxica, Altium, or Mentor Graphics; board makers like National Instruments, Bittware, Dini Group, or Pentek. We use surveys to tap the knowledge of the first group, and interviews to tap the knowledge of the second. In addition, we provide a brief introductory sketch of the FPGA ecosystem with lots of links to more information and cool sites on the Web. We hope you find this guide a useful “starting point” on your personal FPGA educational journey. Comments? Questions? Please contact us at [email protected] or Tel. 510-713-2150. WHO THIS GUIDE IS FOR This guide is first and foremost a guide for electronic design engineers considering FPGAs, FPGA tools, Intellectual Property (“IP”), and/or boards. It is for designers at the early phase of a design when they must try to understand all the hardware, software, and services available in the “FPGA ecosystem” and attempt to research the “best” choice of possible outside vendors. It is therefore for: • Engineers - anyone involved in FPGA design, tools, IP, or boards. • Managers - managers or engineering team managers whose design(s) involve FPGA technology We are sure that the FPGA vendor community will rush to download the guide, especially the survey, and use it to bolster (or challenge) their preconceived notions of how the FPGA ecosystem operates. They may find it interesting, but ultimately the guide is for practical engineers who want a single-stop to getting started with FPGAs. © Copyright 2007 – eg3.com – No Reproduction or Further Dissemination Allowed. 1.1 Non-Commercial Version! Do not print, redistribute, or use in a commercial project. FPGA S , T OOLS INTERNET TOUR & OVERVIEW: WHY FPGAS? , AND If the Internet were a city - a city of FPGA technology - what sites would you want to see? How B OARDS would you know the lay of the land? What sites are the “most important?” What issues, tensions, and competitions organize the “FPGA ecosystem?” Engineers are fond of Google, and rightly so, but a simple Google search for FPGA (h t t p : // w w w .google.com/search?hl=en&q=FPGA) returns over 11,000,000 results. The #3 result is an outdated site at the University of Idaho, and : T the #4 result is fpga4fun.com, a useful but basic hobbyist site (14 July 2007). HE If you were in Rome, or at the Prado museum in Madrid, Spain, you might hire a guide. Find a FPGA E resident who could quickly show you the highlights to which you could backtrack at the end of your tour for more detailed viewing. Here, then, are the highlights of the FPGA ecosystem.
Recommended publications
  • Download the Compiled Program File Onto the Chip
    International Journal of Computer Science & Information Technology (IJCSIT) Vol 4, No 2, April 2012 MPP SOCGEN: A FRAMEWORK FOR AUTOMATIC GENERATION OF MPP SOC ARCHITECTURE Emna Kallel, Yassine Aoudni, Mouna Baklouti and Mohamed Abid Electrical department, Computer Embedded System Laboratory, ENIS School, Sfax, Tunisia ABSTRACT Automatic code generation is a standard method in software engineering since it improves the code consistency and reduces the overall development time. In this context, this paper presents a design flow for automatic VHDL code generation of mppSoC (massively parallel processing System-on-Chip) configuration. Indeed, depending on the application requirements, a framework of Netbeans Platform Software Tool named MppSoCGEN was developed in order to accelerate the design process of complex mppSoC. Starting from an architecture parameters design, VHDL code will be automatically generated using parsing method. Configuration rules are proposed to have a correct and valid VHDL syntax configuration. Finally, an automatic generation of Processor Elements and network topologies models of mppSoC architecture will be done for Stratix II device family. Our framework improves its flexibility on Netbeans 5.5 version and centrino duo Core 2GHz with 22 Kbytes and 3 seconds average runtime. Experimental results for reduction algorithm validate our MppSoCGEN design flow and demonstrate the efficiency of generated architectures. KEYWORD MppSoC, Automatic code generation; mppSoC configuration;parsing ; MppSoCGEN; 1. INTRODUCTION Parallel machines are most often used in many modern applications that need regular parallel algorithms and high computing resources, such as image processing and signal processing. Massively parallel architectures, in particular Single Instruction Multiple Data (SIMD) systems, have shown to be powerful executers for data-intensive applications [1].
    [Show full text]
  • Technical Competencies and Professional Skills
    TECHNICAL COMPETENCIES AND PROFESSIONAL SKILLS Applied Mathematics Technical Skills: data visualization and analysis, SQL, finance and accounting Programming Languages: R, MATLAB, C++, Java, Python Markup Languages: LaTeX, HTML, CSS Software: Microsoft Office (Excel, Office, Word), XCode, Visual Studio Note: Skills, software, and languages are dependent on elective taken, computer selection, and class year. Applied Sciences Instrumentation: UV/Vis spectroscopy, NMR spectroscopy, IR spectroscopy, GC-MS, LC-MS, thermocycler, nucleic acid sequencer, microplate reader, cryocooler Lab Techniques: Gel electrophoresis and SDS-PAGE, Western blotting, primer design and Polymerase Chain Reaction (PCR), QPCR, sterile lab technique, cell culture, nucleic acid isolation and purification, protein isolation and purification (chromatography, centrifugation, dialysis), enzyme thermodynamics and kinetics, transfection and transformation, chemical synthesis and purification (distillation, extraction, chromatography, rotary evaporator, crystallization), inert atmosphere and Schlenk line techniques, titration, dissection of preserved specimens, four-probe electrical measurement, Bragg diffraction Competencies: Application of the scientific method, Scientific writing and oral communication Software and computational skills: Microsoft Office (Word, Excel, Powerpoint), ChemDraw, PyMol, TopSpin, Java, Protein DataBank (PDB), NCBI suite (including BLAST, GenBank), Orca Quantum Chemistry software, LoggerPro, LabView Architecture Design Skills: Multi-scale civic
    [Show full text]
  • NESS Esk a 2005.0034090 a 22005 Sato Et
    US007 185309B1 (12) United States Patent (10) Patent No.: US 7,185,309 B1 Kulkarni et al. (45) Date of Patent: Feb. 27, 2007 (54) METHOD AND APPARATUS FOR 2004/0006584 A1 1/2004 Vandeweerd APPLICATION-SPECIFIC PROGRAMMABLE 2004/O128120 A1 7/2004 Coburn et al. NESS Esk A 2005.00340902005/0114593 A1A 220055/2005 SatoCassell et al.et al. (75) Inventors: Chidamber R. Kulkarni, San Jose, CA 2005/0172085 A1 8/2005 Klingman (US); Gordon J. Brebner, Monte 2005/0172087 A1 8/2005 Klingman Sereno, CA (US); Eric R. Keller, 2005/0172088 A1 8/2005 Klingman Boulder, CO (US); Philip B. 2005/0172089 A1 8/2005 Klingman James-Roxby, Longmont, CO (US) 2005/0172090 A1 8/2005 Klingman O O 2005/0172289 A1 8/2005 Klingman (73) Assignee: Xilinx, Inc., San Jose, CA (US) 2005/0172290 A1 8/2005 Klingman (*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 (21) Appl. No.: 10/769,591 OTHER PUBLICATIONS (22) Filed: Jan. 30, 2004 U.S. Appl. No. 10/769,330, filed Jan. 30, 2004, James-Roxby et al. (51) Int. Cl. (Continued) G06F 7/50 (2006.01) Primary Examiner Thuan Do (52) U.S. Cl. ............................................. 716/18: 718/2 Assistant Examiner Binh Tat (58) Field of Classification Search .................. 716/18, (74) Attorney, Agent, or Firm—Robert Brush 716/2, 3: 709/217: 71.9/313 See application file for complete search history. (57) ABSTRACT (56) References Cited U.S. PATENT DOCUMENTS Programmable architecture for implementing a message 5,867,180 A * 2/1999 Katayama et al.
    [Show full text]
  • White Paper - Investigate the High-Level HDL Chisel
    White Paper - Investigate the high-level HDL Chisel Florian Heilmann, Christian Brugger, Norbert Wehn Microelectronics Research Group, University Kaiserslautern Kaiserslautern, Germany [email protected], [email protected], [email protected] Abstract— Chisel (Constructing Hardware in a Scala designer can simply not use it. Another approach involves embedded language) is a new programming language, which using a language suited for the domain of the target application. embedded in Scala, used for hardware synthesis. It aims to Examples include Esterel [4], which has been modeled for increase productivity when creating hardware by enabling reactive programs and DIL[5], which is an intermediate designers to use features present in higher level programming programming language used to target pipelined reconfigurable languages to build complex hardware blocks. In this paper, the architectures like PipeRench. Moreover, there are languages most advertised features of Chisel are investigated and compared like BlueSpec[6] which is essentially a subset of to their VHDL counterparts, if present. Afterwards, the authors’ SystemVerilog putting emphasis on avoiding race conditions opinion if a switch to Chisel is worth considering is presented. by automatically generating scheduling and arbitration logic Additionally, results from a related case study on Chisel are from a set of “rules” which express synthesizable behavior. briefly summarized. The author concludes that, while Chisel has promising features, it is not yet ready for use in the industry. These languages are usually designed to support a specific design domain. This, however, leads to these approaches performing poorly when used outside the domain they were intended for. Keywords—Hardware design; Chisel; VHDL; HDL III.
    [Show full text]
  • Standby Power Management Architecture for Deep- Submicron Systems
    Standby Power Management Architecture for Deep- Submicron Systems Michael Alan Sheets Electrical Engineering and Computer Sciences University of California at Berkeley Technical Report No. UCB/EECS-2006-70 http://www.eecs.berkeley.edu/Pubs/TechRpts/2006/EECS-2006-70.html May 19, 2006 Copyright © 2006, by the author(s). All rights reserved. Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission. Standby Power Management Architecture for Deep-Submicron Systems by Michael Alan Sheets B.S.C.E. (Georgia Institute of Technology) 1999 M.S. (University of California, Berkeley) 2003 A dissertation submitted in partial satisfaction of the requirements for the degree of Doctor of Philosophy in Engineering-Electrical Engineering and Computer Sciences in the GRADUATE DIVISION of the UNIVERSITY OF CALIFORNIA, BERKELEY Committee in charge: Professor Jan Rabaey, Chair Professor Robert Brodersen Professor Paul Wright Spring 2006 The dissertation of Michael Alan Sheets is approved: Chair Date Date Date University of California, Berkeley Spring 2006 Standby Power Management Architecture for Deep-Submicron Systems Copyright 2006 by Michael Alan Sheets 1 Abstract Standby Power Management Architecture for Deep-Submicron Systems by Michael Alan Sheets Doctor of Philosophy in Engineering-Electrical Engineering and Computer Sciences University of California, Berkeley Professor Jan Rabaey, Chair In deep-submicron processes a signi¯cant portion of the power budget is lost in standby power due to increasing leakage e®ects.
    [Show full text]
  • DS5000FP Soft Microprocessor Chip
    DS5000FP Soft Microprocessor Chip www.maxim-ic.com FEATURES PIN CONFIGURATION 8051-Compatible Microprocessor Adapts to Its Task TOP VIEW − Accesses between 8kB and 64kB of nonvolatile SRAM LE BD6 PSEN BD5 P2.7/A15 BD4 − In-system programming via on-chip serial BA11 P0.5/AD5 CE2 P0.6/AD6 BA10 P0.7/AD7 CE1 EA N.C. BD7 A port − Can modify its own program or data 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 P0.4/AD4 1 64 P2.6/A14 2 N.C. 63 N.C. memory 3 62 N.C. N.C. BA9 4 61 BD3 − Accesses memory on a separate byte-wide P0.3/AD3 5 60 P2.5/A13 bus BA8 6 59 BD2 P0.2/AD2 7 58 P2.4/A12 Crash-Proof Operation BA13 8 57 BD1 P0.1/AD1 9 56 P2.3/A11 R/W 10 55 BD0 − Maintains all nonvolatile resources for 11 54 P0.0/AD0 VLI VCC0 12 53 GND over 10 years VCC 13 DS5000FP 52 GND 14 51 − Power-fail Reset VCC P2.2/A10 P1.0 15 50 P2.1/A9 BA14 16 49 P2.0/A8 − Early Warning Power-fail Interrupt P1.1 17 48 XTAL1 BA12 18 47 XTAL2 19 − Watchdog Timer P1.2 46 P3.7/RD 20 45 BA7 P3.6/WR − User-supplied lithium battery backs user P1.3 21 44 P3.5/T1 N.C. 22 43 N.C. SRAM for program/data storage N.C. 23 42 N.C.
    [Show full text]
  • The Hardware Design Toolchain Approaches and State of the Art Fredo Erxleben August 27, 2014
    The Hardware Design Toolchain Approaches and State of the Art Fredo Erxleben August 27, 2014 We will hate the tools (FCCM 1996 prediction for 2001) We will still hate the tools (FCCM 1998 prediction for 2003) We will merely dislike the tools (FCCM 2000 prediction for 2005) We [will] hate the tools more (FCCM 2007 prediction for 2012) 1 Motivation used for hardware design will be presented in an attempt to outline where weaknesses in the currently available tool-chains for hardware de- Since the introduction of integrated circuits, sign are found. Due to the sheer amount of hardware complexity has increased rapidly and different approaches made over the years and constantly. This complexity naturally is a hard tools that were developed with the intention of thing for humans to handle once it reaches a helping to improve the design process, it is not certain threshold. As a consequence, the need possible to look at them all or in more detail. for tools arises to enable the people involved in Instead, in the following, an overview over ap- the hardware design process to continue work- proaches made to create tool-chains for hard- ing on, advancing and improving the matter. ware design or single tools to be used in them, While this is a fact for any evolving branch of shall be given. It will also be outlined, what science and production, the speed, by which the their current state in productive use is. tools adapt varies greatly. Taking software de- velopment as a comparison, we find that there are often a lot of tools available for one task, 2 Criteria each one of them filling a niche or being tai- lored with a special use-case in mind.
    [Show full text]
  • Concepmon ( G ~ E Janvier
    CONCEPMONET MISE EN CE= D'UN SYST~MEDE RECONFIOURATION DYNAMIQUE PRESENTE EN VUE DE L'OBTENTION DU DIP~MEDE WSERs SCIENCES APPLIQUEES (G~EÉLE~QUE) JANVIER2000 OCynthia Cousineau, 2000. National Library Bibliothèque nationale I*I of Canada du Canada Acquisitions and Acquisitions et Bibliographie Services services bibliographiques 395 Wellington Street 395, rue Wellington OttawaON K1AON4 Ottawa ON K1A ON4 Canada Canada The author has granted a non- L'auteur a accordé une licence non exclusive licence allowing the exclusive permettant à la National Library of Canada to Bibliothèque nationale du Canada de reproduce, loan, distribute or sel1 reproduire, prêter, distribuer ou copies of this thesis in microform, vendre des copies de cette thèse sous paper or electronic formats. la forme de microfiche/film, de reproduction sur papier ou sur format électronique. The author retains ownership of the L'auteur conserve la propriété du copyright in this thesis. Neither the droit d'auteur qui protège cette thèse. thesis nor substantial extracts f?om it Ni la thèse ni des extraits substantiels may be printed or otherwise de celle-ci ne doivent être imprimés reproduced without the author's ou autrement reproduits sans son permission. autorisation. Ce mémoire intitulé: CONCEFMONET MISE EN OEWRE D'UN SYST&MEDE RECONFIGURATION DYNAMIQUE présenté par : COUSINEAU Cvnthia en vue de l'obtention du diplôme de : Maîtrise ès sciences amliauees a été dûment accepté par le jury d'examen constitué de: M. BOIS GUY, Ph.D., président M. SAVARIA Yvon, Ph.D., membre et directeur de recherche M. SAWAN Mohamad , Ph.D., membre et codirecteur de recherche M.
    [Show full text]
  • Review of FPD's Languages, Compilers, Interpreters and Tools
    ISSN 2394-7314 International Journal of Novel Research in Computer Science and Software Engineering Vol. 3, Issue 1, pp: (140-158), Month: January-April 2016, Available at: www.noveltyjournals.com Review of FPD'S Languages, Compilers, Interpreters and Tools 1Amr Rashed, 2Bedir Yousif, 3Ahmed Shaban Samra 1Higher studies Deanship, Taif university, Taif, Saudi Arabia 2Communication and Electronics Department, Faculty of engineering, Kafrelsheikh University, Egypt 3Communication and Electronics Department, Faculty of engineering, Mansoura University, Egypt Abstract: FPGAs have achieved quick acceptance, spread and growth over the past years because they can be applied to a variety of applications. Some of these applications includes: random logic, bioinformatics, video and image processing, device controllers, communication encoding, modulation, and filtering, limited size systems with RAM blocks, and many more. For example, for video and image processing application it is very difficult and time consuming to use traditional HDL languages, so it’s obligatory to search for other efficient, synthesis tools to implement your design. The question is what is the best comparable language or tool to implement desired application. Also this research is very helpful for language developers to know strength points, weakness points, ease of use and efficiency of each tool or language. This research faced many challenges one of them is that there is no complete reference of all FPGA languages and tools, also available references and guides are few and almost not good. Searching for a simple example to learn some of these tools or languages would be a time consuming. This paper represents a review study or guide of almost all PLD's languages, interpreters and tools that can be used for programming, simulating and synthesizing PLD's for analog, digital & mixed signals and systems supported with simple examples.
    [Show full text]
  • Microprocessor Design
    Microprocessor Design en.wikibooks.org March 15, 2015 On the 28th of April 2012 the contents of the English as well as German Wikibooks and Wikipedia projects were licensed under Creative Commons Attribution-ShareAlike 3.0 Unported license. A URI to this license is given in the list of figures on page 211. If this document is a derived work from the contents of one of these projects and the content was still licensed by the project under this license at the time of derivation this document has to be licensed under the same, a similar or a compatible license, as stated in section 4b of the license. The list of contributors is included in chapter Contributors on page 209. The licenses GPL, LGPL and GFDL are included in chapter Licenses on page 217, since this book and/or parts of it may or may not be licensed under one or more of these licenses, and thus require inclusion of these licenses. The licenses of the figures are given in the list of figures on page 211. This PDF was generated by the LATEX typesetting software. The LATEX source code is included as an attachment (source.7z.txt) in this PDF file. To extract the source from the PDF file, you can use the pdfdetach tool including in the poppler suite, or the http://www. pdflabs.com/tools/pdftk-the-pdf-toolkit/ utility. Some PDF viewers may also let you save the attachment to a file. After extracting it from the PDF file you have to rename it to source.7z.
    [Show full text]
  • Pymtl As an Open-Source Python-Based Hardware Generation, Simulation, and Verification Framework
    Appears in the Proceedings of the First Workshop on Open-Source EDA Technology (WOSET’18), November 2018 An Open-Source Python-Based Hardware Generation, Simulation, and Verification Framework Shunning Jiang Christopher Torng Christopher Batten School of Electrical and Computer Engineering, Cornell University, Ithaca, NY { sj634, clt67, cbatten }@cornell.edu pytest coverage.py hypothesis ABSTRACT Host Language HDL We present an overview of previously published features and work (Python) (Verilog) in progress for PyMTL, an open-source Python-based hardware generation, simulation, and verification framework that brings com- FL DUT CL DUT pelling productivity benefits to hardware design and verification. generate Verilog synth RTL DUT PyMTL provides a natural environment for multi-level modeling DUT' using method-based interfaces, features highly parametrized static Sim FPGA/ elaboration and analysis/transform passes, supports fast simulation cosim ASIC and property-based random testing in pure Python environment, Test Bench Sim and includes seamless SystemVerilog integration. Figure 1: PyMTL’s workflow – The designer iteratively refines the hardware within the host Python language, with the help from 1 INTRODUCTION pytest, coverage.py, and hypothesis. The same test bench is later There have been multiple generations of open-source hardware reused for co-simulating the generated Verilog. FL = functional generation frameworks that attempt to mitigate the increasing level; CL = cycle level; RTL = register-transfer level; DUT = design hardware design and verification complexity. These frameworks under test; DUT’ = generated DUT; Sim = simulation. use a high-level general-purpose programming language to ex- press a hardware-oriented declarative or procedural description level (RTL), along with verification and evaluation using Python- and explicitly generate a low-level HDL implementation.
    [Show full text]
  • Product Selector Guide July 2011
    Product Selector Guide July 2011 FPGA • CPLD • MIXED SIGNAL • INTELLECTUAL PROPERTY • DEVELOPMENT KITS • DESIGN TOOLS Downloaded from Elcodis.com electronic components distributor CONTENTS ■ Advanced Packaging ....................................................... 4 ■ FPGA Products .............................................................. 6 ■ CPLD Products .............................................................. 8 ■ Mixed Signal Products .................................................... 8 ■ Intellectual Property and Reference Designs .........................10 ■ Development Kits and Evaluation Boards .............................14 ■ Programming Hardware ..................................................19 ■ Lattice Diamond® and ispLEVER® Design Software .................20 ■ PAC-Designer ® Design Software ........................................20 Page 2 Downloaded from Elcodis.com electronic components distributor Lattice Semiconductor designs, develops and markets a diverse portfolio of low-power, high-value, programmable solutions. Lattice is committed to offering engineers a complete support ecosystem for their system designs, including silicon, design software tools, IP cores, reference designs, development kits and evaluation boards. FPGA, PLD and Mixed Signal Products Lattice FPGA (Field Programmable Gate Array) solutions deliver unique features, low power, and excellent value for FPGA designs. We are also the leading supplier of low-density CMOS PLDs, and our CPLD and SPLD solutions deliver an optimal fit for
    [Show full text]