(12) United States Patent (10) Patent No.: US 8,782,350 B2 Lee Et Al
US008782350B2 (12) United States Patent (10) Patent No.: US 8,782,350 B2 Lee et al. (45) Date of Patent: Jul. 15, 2014 (54) CIRCUIT PROVIDING LOAD SOLATION (56) References Cited AND NOSE REDUCTION U.S. PATENT DOCUMENTS (75) Inventors: Hyun Lee, Ladera Ranch, CA (US); 3,660,675 A 5/1972 Andrews, Jr. Jayesh R. Bhakta, Cerritos, CA (US); 9, 1973 McCormicket al. Jeffrey C. Solomon, Irvine, CA (US); 3,757,235 A Mario Jesus Martinez, Laguna Niguel, (Continued) CA (US); Chi-She Chen, Walnut, CA (US) FOREIGN PATENT DOCUMENTS EP 1816 570 A2 8, 2007 (73) Assignee: Netlist, Inc., Irvine, CA (US) JP 09237492 9, 1997 (*) Notice: Subject to any disclaimer, the term of this (Continued) patent is extended or adjusted under 35 OTHER PUBLICATIONS U.S.C. 154(b) by 206 days. Der-Chang et al. “A parallel built-in self-diagnostic method for (21) Appl. No.: 13/412,243 embedded memoryarrays”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Apr. 2002, vol. 21, Issue (22) Filed: Mar. 5, 2012 4, pp. 449-465. (65) Prior Publication Data (Continued) US 2012/O250386 A1 Oct. 4, 2012 Primary Examiner — Gurte Bansal Related U.S. Application Data (74) Attorney, Agent, or Firm — Jamie J. Zheng, Esq. (63) Continuation of application No. 12/422,853, filed on (57) ABSTRACT Apr. 13, 2009, now Pat. No. 8,154,901. Certain embodiments described herein include a memory (60) Provisional application No. 61/044,839, filed on Apr. module having a printed circuit board including at least one 14, 2008, provisional application No.
[Show full text]