DOCSLIB.ORG

Investigation of Alternative Power Architectures for CPU Voltage Regulators

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Investigation of Alternative Power Architectures for CPU Voltage Regulators Investigation of Alternative Power Architectures for CPU Voltage Regulators Julu Sun Dissertation submitted to the Faculty of the Virginia Polytechnic Institute and State University in partial fulfillment of the requirements for the degree of Doctor of Philosophy in Electrical Engineering Fred C. Lee, Chairman Dusan Boroyevich Ming Xu William T. Baumann Carlos T.A. Suchicital Elaine P. Scott November 22nd, 2008 Blacksburg, Virginia Keywords: two-stage, voltage regulator, high power density, high efficiency Investigation of Alternative Power Architectures for CPU Voltage Regulators Abstract Since future microprocessors will have higher current in accordance with Moore’s law, there are still challenges for voltage regulators (VRs). Firstly, high efficiency is required not only for easy thermal management, but also for saving on electricity costs for data centers, or battery life extension for laptop computers. At the same time, high power density is required due to the increased power of the microprocessors. This is especially true for data centers, since more microprocessors are required within a given space (per rack). High power density is also required for laptop computers to reduce the size and the weight. To improve power density, a high frequency is required to shrink the size of the output inductors and output capacitors of the multi-phase buck VR. It has been demonstrated that the output bulk capacitors can be eliminated by raising the VR control bandwidth to around 350kHz. Assuming the bandwidth is one-third of the switching frequency, a VR should run at 1MHz to ensure a small size. However, the efficiency of a 12V VR is very poor at 1MHz due to high switching losses. As a result, a 12V VR can only run at 300kHz to 600kHz, and the power density is very low. To attain high efficiency and high power density at the same time, two-stage power architecture was proposed. The concept is “Divide and Conquer”. A single-stage VR is split into two stages to get better performance. The second stage has about 5V-6V input voltage; thus the duty cycle can be extended and the switching losses are greatly reduced compared with a single- stage VR. Moreover, a sub-20V MOSFET can be used to further improve the efficiency at high frequencies. The first stage of the proposed two-stage architecture is converting 12V to 5-6V. High efficiency is required for the first stage since it is in series with the second stage. Previous first stage which is a buck converter has good efficiency but bulky size due to low frequency operation. Another problem with using a buck converter is that light-load efficiency of the first stage is poor. To solve these problems, switched-capacitor voltage dividers are proposed. Since the first stage does not require voltage regulation, the sweet point for the voltage divider can be determined and high efficiency can be achieved. At the same time, since there are no magnetic components for the switched-capacitor voltage divider, high power density can be achieved. By very careful design, a power density of more than 2000W/in3 with more than 97% efficiency can be achieved for the proposed voltage divider. The light-load efficiency of the voltage divider can be as high as 99% by reducing the switching frequency at light load. As for the second stage, different low-voltage devices are evaluated, and the best device combinations are found for high-frequency operation. It has been demonstrated that 91% efficiency can be achieved with 600kHz frequency, and 89% efficiency can be achieved with a 1MHz frequency for the second stage. Moreover, adaptive on-time control method and a non- linear inductor structure are proposed to improve CCM and DCM efficiency for the second stage respectively. Previously the two-stage VR was only used as a CPU VR. The two-stage concept can also be applied to other systems. In this dissertation, the two-stage power architecture is applied to two different applications: laptop computers and high-end server microprocessors. The common characteristics of the two applications are their thermal design power (TDP) requirement. Thus the first stage can be designed with much lower power than the maximum system power. It has been demonstrated that the two-stage power architecture can achieve either higher efficiency or higher power density and a lower cost when compared with the single-stage VR. To get higher efficiency, a parallel two-stage power architecture, named sigma architecture, is proposed for VR applications. The proposed sigma VR takes advantage of the high-efficiency, fast-transient unregulated converter (DCX) and relies on this converter to deliver most of the output power, while using a low-power buck converter to achieve voltage regulation. Both the DCX converter and the buck converter can achieve around 90% efficiency when used in the sigma VR, which ensures 90% efficiency for the sigma VR. The small-signal model of the sigma VR is studied to achieve adaptive voltage positioning (AVP). The sigma power architecture can also be applied to low-power point of load (POL) applications to reduce the magnetic component size and improve the efficiency. Finally, the two-stage VR and the sigma VR are briefly compared. iii To my family: My parents: Songtai Sun and Xiuhua Zhao My wife: Juan Liu My daughters: Stella Sun and Isabella Liu iv ACKNOWLEDGEMENTS With sincere appreciation in my heart, I would like to thank my advisor, Dr. Fred C. Lee for his guidance, encouragement, and support. There are many things I learned from him, and one of the most important one is to “think hard before doing something” since I used to do things without careful thought. I believe everything I’ve learned from Dr. Lee will benefit my future career. I am also grateful to the other five members of my advisory committee, Dr. Dushan Boroyevich, Dr. Ming Xu, Dr. William T. Baumann, Dr. Carlos T.A. Suchicital, and Dr. Elaine P. Scott, for their support, suggestions and encouragement. I am especially indebted to my colleagues in the PMC group (including VRM and power architecture sub-groups). I would like to specially thank Dr. Ming Xu, who is the VRM group leader and also my best friend at CPES. He inspired me and helped me a lot with my research, and I learned a tremendous amount from him. I would also like to thank two other friends: Dr. Jinghai Zhou and Dr. Yuancheng Ren. They encouraged me during my first year of study at CPES. Thanks also to all the other team members: Dr. Kaiwei Yao, Dr. Jia Wei, Dr. Yang Qiu, Dr. Juanjuan Sun, Mr. Yu Meng, Dr. Shuo Wang, Dr. Kisun Lee, Dr. Bing Lu, Mr. Chuanyun Wang, Mr. Dianbo Fu, Ms. Yan Jiang, Mr. Doug Sterk, Mr. David Reusch, Dr. Xu Yang, Dr. Yan Xing, Dr. Yugang Yang, Dr. Ke Jin, Mr. Andrew Schmit, Mr. Authur Ball, Dr. Ching-Shan Leu, Mr. Yan Dong, Mr. Jian Li, Mr. Bin Huang, Mr. Ya Liu, Mr. Yi Sun, Mr. Pengju Kong, Mr. Yucheng Ying, Mr. Qiang Li, Mr. Pengjie Lai, Mr. Zijian Wang, Mr. Daocheng Huang, Mr. Qian Li and Mr. Zheng Luo. It was a pleasure to work with such a talented and creative group. I would also like to thank all of the other students I have met in CPES during my five-year study, especially to Dr. Lingyin Zhao, Dr. Wenduo Liu, Dr. Qian Liu, Ms. Yan Liang, Ms. Jing Xu, Ms. Michele Lim, Mr. Rixing Lai, Mr. Honggang Sheng, Mr. Di Zhang and Mr. Puqi Ning. It has been a great pleasure, and I’ve had fun with them. I would also like to thank the wonderful members of the CPES staff who were always willing to help me out, Ms. Teresa Shaw, Ms. Linda Gallagher, Ms. Teresa Rose, Ms. Ann Craig, Ms. Marianne Hawthorne, Ms. Elizabeth Tranter, Ms. Michelle Czamanske, Ms. Linda Long, Mr. Steve Chen, Mr. Robert Martin, Mr. Jamie Evans, Mr. Dan Huff, and Mr. David Fuller. Specially, I would like to thank Ms. Keara Axelrod for her editing of this dissertation. v With much love, I would like to thank my parents, my wife and my twin daughters. My parents pray for me every day as I am staying in a different country. My wife encourages me every time I feel frustrated. My twin daughters have brought me a lot of fun during their first two years. This work was supported primarily by Analog Devices, C&D Technologies, CRANE, Delta Electronics, HIPRO Electronics, Infineon, International Rectifier, Intersil, FSP-Group, Linear Technology, LiteOn Tech, Primarion, NXP, Renesas, National Semiconductor, Richtek, Texas Instruments. Also, this work made use of ERC shared facilities supported by the National Science Foundation under Award Number EEC-9731677. vi Table of Contents Table of Contents Chapter 1. Introduction ...................................................................................... 1 1.1. Evolution of Microprocessors ...........................................................................................1 1.2. High Efficiency and High Power Density Requirement for Voltage Regulators .........3 1.3. Limitations of Single-Stage Multi-phase Buck Voltage Regulators for High Efficiency and High Power Density ................................................................................16 1.4. Two-Stage Voltage Regulator Architectures – “Divide and Conquer” Concept .......20 1.5. Dissertation Outline .........................................................................................................22 Chapter 2. High Power Density Non-Isolated Bus Converters .................... 24 2.1. Background ......................................................................................................................24 2.2. Review of Previous 12V Two-Stage VR Research ........................................................26
Load more

Recommended publications
  • VOLTAGE REGULATORS 1. Zener Controlled Transistor Voltage Regulator
    VOLTAGE REGULATORS A voltage regulator is a voltage stabilizer that is designed to automatically stabilize a constant voltage level. A voltage regulator circuit is also used to change or stabilize the voltage level according to the necessity of the circuit. Thus, a voltage regulator is used for two reasons:- 1. To regulate or vary the output voltage of the circuit. 2. To keep the output voltage constant at the desired value in-spite of variations in the supply voltage or in the load current. To know more on the basics of this subject, you may also refer Regulated Power Supply. Voltage regulators find their applications in computers, alternators, power generator plants where the circuit is used to control the output of the plant. Voltage regulators may be classified as electromechanical or electronic. It can also be classified as AC regulators or DC regulators. We have already explained about IC Voltage Regulators. Electronic Voltage Regulator All electronic voltage regulators will have a stable voltage reference source which is provided by the reverse breakdown voltage operating diode called zener diode. The main reason to use a voltage regulator is to maintain a constant dc output voltage. It also blocks the ac ripple voltage that cannot be blocked by the filter. A good voltage regulator may also include additional circuits for protection like short circuits, current limiting circuit, thermal shutdown, and over voltage protection. Electronic voltage regulators are designed by any of the three or a combination of any of the three regulators given below. 1. Zener Controlled Transistor Voltage Regulator A zener controlled voltage regulator is used when the efficiency of a regulated power supply becomes very low due to high current.
    [Show full text]
  • Switched-Capacitor Circuits
    Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto ([email protected]) ([email protected]) University of Toronto 1 of 60 © D. Johns, K. Martin, 1997 Basic Building Blocks Opamps • Ideal opamps usually assumed. • Important non-idealities — dc gain: sets the accuracy of charge transfer, hence, transfer-function accuracy. — unity-gain freq, phase margin & slew-rate: sets the max clocking frequency. A general rule is that unity-gain freq should be 5 times (or more) higher than the clock-freq. — dc offset: Can create dc offset at output. Circuit techniques to combat this which also reduce 1/f noise. University of Toronto 2 of 60 © D. Johns, K. Martin, 1997 Basic Building Blocks Double-Poly Capacitors metal C1 metal poly1 Cp1 thin oxide bottom plate C1 poly2 Cp2 thick oxide C p1 Cp2 (substrate - ac ground) cross-section view equivalent circuit • Substantial parasitics with large bottom plate capacitance (20 percent of C1) • Also, metal-metal capacitors are used but have even larger parasitic capacitances. University of Toronto 3 of 60 © D. Johns, K. Martin, 1997 Basic Building Blocks Switches I I Symbol n-channel v1 v2 v1 v2 I transmission I I gate v1 v p-channel v 2 1 v2 I • Mosfet switches are good switches. — off-resistance near G: range — on-resistance in 100: to 5k: range (depends on transistor sizing) • However, have non-linear parasitic capacitances. University of Toronto 4 of 60 © D. Johns, K. Martin, 1997 Basic Building Blocks Non-Overlapping Clocks I1 T Von I I1 Voff n – 2 n – 1 n n + 1 tTe delay 1 I fs { --- delay V 2 T on I Voff 2 n – 32e n – 12e n + 12e tTe • Non-overlapping clocks — both clocks are never on at same time • Needed to ensure charge is not inadvertently lost.
    [Show full text]
  • Switched Capacitor Concepts & Circuits
    Switched Capacitor Concepts & Circuits Outline • Why Switched Capacitor circuits? – Historical Perspective – Basic Building Blocks • Switched Capacitors as Resistors • Switched Capacitor Integrators – Discrete time & charge transfer concepts – Parasitic insensitive circuits • Signal Flow Graphs • Switched Capacitor Filters – Comparison to Active RC filters – Advantages of Fully Differential filters • Switched Capacitor Gain Circuits • Reducing the Effects of Charge Injection • Tradeoff between Speed and Charge Injection Why Switched Capacitor Circuits? • Historical Perspective – As MOS processes came to the forefront in the late 1970s and early 1980s, the advantages of integrating analog blocks such as active filters on the same chip with digital logic became a driving force for inovation. – Integrating active filters using resistors and capacitors to acturately set time constants has always been difficult, because of large process variations (> +/- 30%) and the fact that resistors and capacitors don’t naturally match each other. – So, analog engineers turned to the building blocks native to MOS processes to build their circuits, switches & capacitors. Since time constants can be set by the ratio of capacitors, very accurate filter responses became possible using switched capacitor techniques Æ Mixed-Signal Design was born! Switched Capacitor Building Blocks • Capacitors: poly-poly, MiM, metal sandwich & finger caps • Switches: NMOS, PMOS, T-gate • Op Amps: at first all NMOS designs, now CMOS Non-Overlapping Clocks • Non-overlapping clocks are used to insure that one set of switches turns off before the next set turns on, so that charge only flows where intended. (“break before make”) • Note the notation used to indicate time based on clock periods: ... (n-1)T, (n-½)T, nT, (n+½)T, (n+1)T ..
    [Show full text]
  • Switched Capacitor Instrumentation Amplifier
    LTC1043 Dual Precision Instrumentation Switched Capacitor Building Block FEATURES DESCRIPTIO U ■ Instrumentation Front End with 120dB CMRR The LTC®1043 is a monolithic, charge-balanced, dual ■ Precise, Charge-Balanced Switching switched capacitor instrumentation building block. A pair ■ Operates from 3V to 18V of switches alternately connects an external capacitor to ■ Internal or External Clock an input voltage and then connects the charged capacitor ■ Operates up to 5MHz Clock Rate across an output port. The internal switches have a ■ Low Power break-before-make action. An internal clock is provided ■ Two Independent Sections with One Clock and its frequency can be adjusted with an external capacitor. The LTC1043 can also be driven with an external APPLICATIOU S CMOS clock. The LTC1043, when used with low clock frequencies, ■ Precision Instrumentation Amplifiers provides ultra precision DC functions without requiring ■ Ultra Precision Voltage Inverters, Multipliers precise external components. Such functions are and Dividers differential voltage to single-ended conversion, voltage ■ V–F and F–V Converters inversion, voltage multiplication and division by 2, 3, 4, 5, ■ Sample-and-Hold etc. The LTC1043 can also be used for precise V–F and ■ Switched Capacitor Filters F–V circuits without trimming, and it is also a building block for switched capacitor filters, oscillators and modulators. The LTC1043 is manufactured using Linear Technology’s enhanced LTCMOSTM silicon gate process. , LTC and LT are registered trademarks of Linear Technology
    [Show full text]
  • Ultrascale Architecture PCB Design User Guide (UG583)
    UltraScale Architecture PCB Design User Guide UG583 (v1.21) June 3, 2021 Revision History The following table shows the revision history for this document. Date Version Revision 06/03/2021 1.21 Chapter 1: Added Recommended Decoupling Capacitor Quantities for Zynq UltraScale+ Devices in UBVA530 Package. In Table 1-13, added row for 1.0 µF. Chapter 2: Added PCB Routing Guidelines for LPDDR4 Memories in High-Density Interconnect Boards. 02/12/2021 1.20 Chapter 1: Added XCKU19P to Table 1-4. Added XCVU23P-FFVJ1760 to Table 1-5. Added XCVU57P-FSVK2892 to Table 1-7. Added VU57P to Table 1-8. Updated first sentence in VCCINT_VCU Plane Design and Power Delivery. Chapter 2: Updated item 13 in General Memory Routing Guidelines. Updated first paragraph in PCB Guidelines for DDR4 SDRAM (PL and PS). Added Routing Rule Changes for Thicker Printed Circuit Boards. Chapter 3: Added XCZU42DR to Table 3-1. Added paragraph about clock forwarding capability in Gen 3 RFSoC devices to Recommended Clocking Options. Added Table 3-11. Updated Powering RFSoCs with Switch Regulators. Added Power Delivery Network Design for Time Division Duplex. Chapter 4: Added bullet about device without DQS pin to DDR Mode (100 MHz). In SD/SDIO, added note about external pull-up resistor after fifth bullet, and added two bullets about level shifters. Chapter 11: Replaced I/O with I/O/PSIO in Unconnected VCCO Pins. 09/02/2020 1.19 Chapter 1: In Table 1-4, updated packages for XQKU5P and XCVU7P, added row for XCVU23P-VSVA1365, and updated note 3. In Table 1-9, updated packages for XCZU3CG, XCZU6CG, XCZU9CG, XCZU3EG, XCZU6EG, XCZU9EG, and XCZU15EG.
    [Show full text]
  • Switched-Capacitor Integrator
    EE247 Lecture 10 • Switched-capacitor filters (continued) – Switched-capacitor integrators • DDI & LDI integrators – Effect of parasitic capacitance – Bottom-plate integrator topology – Switched-capacitor resonators – Bandpass filters – Lowpass filters – Switched-capacitor filter design considerations • Termination implementation • Transmission zero implementation • Limitations imposed by non-idealities EECS 247 Lecture 10 Switched-Capacitor Filters © 2008 H. K. Page 1 Switched-Capacitor Integrator C φ φ I φ 1 2 1 Vin - φ 2 Cs Vo + T=1/fs C C φ I φ I 1 2 Vin Vin - - C C s s Vo Vo + + φ High φ 1 2 High Æ C Charged to Vin s ÆCharge transferred from Cs to CI EECS 247 Lecture 10 Switched-Capacitor Filters © 2008 H. K. Page 2 Switched-Capacitor Integrator Output Sampled on φ1 φ φ 1 2 Vin CI φ - 1 Cs Vo Vo1 + φ φ φ φ φ Clock 1 2 1 2 1 Vin VCs Vo Vo1 EECS 247 Lecture 10 Switched-Capacitor Filters © 2008 H. K. Page 3 Switched-Capacitor Integrator ( (n-1)T n-3/2)Ts s (n-1/2)Ts nTs (n+1/2)Ts (n+1)Ts φ φ φ φ φ Clock 1 2 1 2 1 Vin Vs Vo Vo1 Φ 1 Æ Qs [(n-1)Ts]= Cs Vi [(n-1)Ts] , QI [(n-1)Ts] = QI [(n-3/2)Ts] Φ 2 Æ Qs [(n-1/2) Ts] = 0 , QI [(n-1/2) Ts] = QI [(n-1) Ts] + Qs [(n-1) Ts] Φ 1 _Æ Qs [nTs ] = Cs Vi [nTs ] , QI [nTs ] = QI[(n-1) Ts ] + Qs [(n-1) Ts] Since Vo1= - QI /CI & Vi = Qs / Cs Æ CI Vo1(nTs) = CI Vo1 [(n-1) Ts ] -Cs Vi [(n-1) Ts ] EECS 247 Lecture 10 Switched-Capacitor Filters © 2008 H.
    [Show full text]
  • Practical Issues Designing Switched-Capacitor Circuit
    Practical Issues Designing Switched-Capacitor Circuit ECEN 622 (ESS) Fall 2011 Practical Issues Designing Switched-Capacitor Circuit Material partially prepared by Sang Wook Park and Shouli Yan ELEN 622 Fall 2011 1 / 27 Switched-Capacitor practical issues Practical Issues Designing Switched-Capacitor Circuit MOS switch G G S Cov Cox Cov D S D Ron o Excellent Roff o Non-idea Effect Charge injection, Clock feed-through Finite and nonlinear Ron ELEN 622 Fall 2011 2 / 27 Switched-Capacitor practical issues Practical Issues Designing Switched-Capacitor Circuit Charge Injection G Qch1 Qch2 C VS o During TR. is turned on, Qch is formed at channel surface Qch = WLC OX (VGS −Vth ) When TR. is off, Qch1 is absorbed by Vs, but Qch2 is injected to C o Charge injected through overlap capacitor o Appeared as an offset voltage error on C ELEN 622 Fall 2011 3 / 27 Switched-Capacitor practical issues Practical Issues Designing Switched-Capacitor Circuit Charge Injection Effect CLK Ideal sw. Vout MOS sw. 0.1pF 1V CLK o When clock changes from high to low, Qch2 is injected to C o Compared to ideal sw., MOS sw. creates voltage error on Vout ELEN 622 Fall 2011 4 / 27 Switched-Capacitor practical issues Practical Issues Designing Switched-Capacitor Circuit Decrease Charge Injection Effect (1) CLK Vout W/L = 1/0.4 0.1pF 1V W/L = 10/0.4 o Decrease the effect of Qch o Use either bigger C or small TR. (small ratio of Cox/C) o Increased Ron ELEN 622 Fall 2011 5 / 27 Switched-Capacitor practical issues Practical Issues Designing Switched-Capacitor Circuit Decrease Charge Injection Effect (2) CLK CLKb 10/0.4 3.1/0.4 Vout With dummy sw.
    [Show full text]
  • Advantages of Using PMOS-Type Low-Dropout Linear Regulators in Battery Applications by Brian M
    Power Management Texas Instruments Incorporated Advantages of using PMOS-type low-dropout linear regulators in battery applications By Brian M. King Applications Specialist Introduction Figure 1. Components of a typical The proliferation of battery-powered equipment has linear regulator increased the demand for low-dropout linear regulators (LDOs). LDOs are advantageous in these applications because they offer inexpensive, reliable solutions and require few components or little board area. The circuit model for a typical LDO consists of a pass element, sam- Pass pling network, voltage reference, error amplifier, and Element externally connected capacitors at the input and output of the device. Figure 1 shows the circuit blocks of a typical + Reference + + – Error linear regulator. The pass element is arguably the most Amplifier important part of the LDO in battery applications. The Sampling V V technology used for the pass element can increase the IN Network OUT useful life of the battery. The pass element can be either a bipolar transistor or a – – MOSFET. The general difference between these is how the pass element is driven. A bipolar pass element is a current-driven device, whereas the MOSFET is a voltage- driven device. In addition, the pass element can be either an N-type (NPN or NMOS) or a P-type (PNP or PMOS) device. N-type devices require a positive drive signal with respect to the output, while P-type devices are driven from a negative signal with respect to the input. Generating a positive drive signal becomes difficult at low input voltages. PMOS pass elements much more attractive than PNP pass As a result, LDOs that operate from low input voltages elements.
    [Show full text]
  • Facebook Server Intel Motherboard V3.0
    Facebook Server Intel Motherboard v3.0 Author: Jia Ning, Engineer, Facebook Contents Contents .......................................................................................................................................... 2 1 Scope ......................................................................................................................................... 5 2 Overview ................................................................................................................................... 5 2.1 License ............................................................................................................................. 5 3 Efficient Performance Motherboard v3 Features ..................................................................... 6 3.1 Block Diagram .................................................................................................................. 6 3.2 Placement and Form Factor ............................................................................................ 6 3.3 CPU and Memory ............................................................................................................. 7 3.4 Platform Controller Hub .................................................................................................. 8 3.5 Printed Circuit Board Stackup (PCB) ................................................................................ 8 4 Basic Input Output System (BIOS) ........................................................................................... 10
    [Show full text]
  • Voltage Regulators
    Voltage Regulators Column-Type Variable Transformers, 40-1200 kVA Phenix Technologies offers an extensive line of voltage regu- lators to accommodate the enormous variety of electrical equipment in use today. Variable transformers provide an adjustable output voltage whenever a continuous regulation of AC voltages with load is necessary. With standard input voltages and different transformer designs to choose from, we are sure to have a regulator that meets your specific application. Toroidal Variable Transformers, 10-300 kVA CABLE GIS CIRCUIT TRANSFORMER MOTOR GENERATOR INSULATION RECLOSER PROTECTIVE PORTABLE G SWITCHGEAR BREAKER MATERIALS EQUIPMENT Specifications are subject to change without notice. Brochure No. 70106 TOROIDAL VARIABLE TRANSFORMERS (TOVT) • Continuously adjustable output voltage for inputs ranging from 120 to 600 Volts AC • Provides output voltage as a percentage of input voltage over a range of either 0-100% or 0-117% • Applications include test equipment and lab instruments, as well as an enormous variety of power supplies Description TOVTs are a simple and efficient auto-transformer distinguished by their unique shape. Copper windings encompass a toroidal, or “doughnut” shaped core, to form a toroidal helix. The outer face of the windings is Single Stack exposed to provide a path for current collection. A carbon brush traverses the windings by means of output voltage selector, or “swinger”. The swinger originates at the center of the toroid and rotates a maximum of 318 degrees about the face of the transformer. The result is an output voltage that varies linearly in proportion to the angle of rotation of the swinger. By stacking multiple transformers on a common shaft and wiring them in series and/or parallel, the line voltage may be doubled and the current and kVA rating increased accordingly.
    [Show full text]
  • LM2595 SIMPLE SWITCHER Power Converter 150 Khz 1A Step
    LM2595 www.ti.com SNVS122B –MAY 1999–REVISED APRIL 2013 LM2595 SIMPLE SWITCHER® Power Converter 150 kHz 1A Step-Down Voltage Regulator Check for Samples: LM2595 1FEATURES DESCRIPTION The LM2595 series of regulators are monolithic 23• 3.3V, 5V, 12V, and Adjustable Output Versions integrated circuits that provide all the active functions • Adjustable Version Output Voltage Range, for a step-down (buck) switching regulator, capable of 1.2V to 37V ±4% Max Over Line and Load driving a 1A load with excellent line and load Conditions regulation. These devices are available in fixed output • Available in TO-220 and TO-263 (Surface voltages of 3.3V, 5V, 12V, and an adjustable output Mount) Packages version. • Ensured 1A Output Load Current Requiring a minimum number of external • Input Voltage Range Up to 40V components, these regulators are simple to use and include internal frequency compensation†, and a • Requires Only 4 External Components fixed-frequency oscillator. • Excellent Line and Load Regulation Specifications The LM2595 series operates at a switching frequency of 150 kHz thus allowing smaller sized filter • 150 kHz Fixed Frequency Internal Oscillator components than what would be needed with lower • TTL Shutdown Capability frequency switching regulators. Available in a • Low Power Standby Mode, I Typically 85 μA standard 5-lead TO-220 package with several Q different lead bend options, and a 5-lead TO-263 • High Efficiency surface mount package. Typically, for output voltages • Uses Readily Available Standard Inductors less than 12V, and ambient temperatures less than • Thermal Shutdown and Current Limit 50°C, no heat sink is required.
    [Show full text]
  • A Two-Module Linear Regulator with 3.9–10 V Input, 2.5 V Output, and 500 Ma Load
    electronics Article A Two-Module Linear Regulator with 3.9–10 V Input, 2.5 V Output, and 500 mA Load Quanzhen Duan 1, Weidong Li 1, Shengming Huang 1,*, Yuemin Ding 2,*, Zhen Meng 3 and Kai Shi 2 1 School of Electrical and Electronic Engineering and Tianjin Key Laboratory of Film Electronic and Communication Devices, Tianjin University of Technology, Tianjin 300384, China; [email protected] (Q.D.); [email protected] (W.L.) 2 School of Computer and Science Engineering, Tianjin University of Technology, Tianjin 300384, China; [email protected] 3 Institute of Microelectronics of the Chinese Academy of Sciences, Beijing 100029, China; [email protected] * Correspondence: [email protected] (S.H.); [email protected] (Y.D.) Received: 7 September 2019; Accepted: 4 October 2019; Published: 10 October 2019 Abstract: A linear regulator with an input range of 3.9–10 V, 2.5 V output, and a maximal 500 mA load for use with battery systems was developed and presented here. The linear regulator featured two modules of a preregulator and a linear regulator core circuit, offering minimized power dissipation and high-level stability. The preregulator delivered an internal power voltage of 3 V and supplied internal circuits including the second module (the linear regulator core). The preregulator fitted with an active, low-pass filter provided a low-noise reference voltage to the linear regulator core circuit. To ensure operational stability for the linear regulator, error amplifiers incorporating the Miller compensation technique and featuring a large slewing rate were employed in the two modules.
    [Show full text]