DOCSLIB.ORG

Freescale Embedded Solutions Based on ARM Technology Guide

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text

Load more

Embedded Solutions Based on ARM Technology Kinetis MCUs MAC5xxx MCUs i.MX applications processors QorIQ communications processors Vybrid controller solutions freescale.com/ARM ii Freescale Embedded Solutions Based on ARM Technology Table of Contents ARM Solutions Portfolio 2 i.MX Applications Processors 18 i.MX 6 series applications processors 20 Freescale Embedded Solutions Chart 4 i.MX53 applications processors 22 i.MX28 applications processors 23 Kinetis MCUs 6 Kinetis K series MCUs 7 i.MX and QorIQ Kinetis L series MCUs 9 Processor Comparison 24 Kinetis E series MCUs 11 Kinetis V series MCUs 12 Kinetis M series MCUs 13 QorIQ Communications Kinetis W series MCUs 14 Processors 25 Kinetis EA series MCUs 15 QorIQ LS1 family 26 QorIQ LS2 family 29 MAC5xxx MCUs 16 MAC57D5xx MCUs 17 Vybrid Controller Solutions 31 Vybrid VF3xx family 33 Vybrid VF5xx family 34 Vybrid VF6xx family 35 Design Resources 36 Freescale Enablement Solutions 37 Freescale Connect Partner Enablement Solutions 51 freescale.com/ARM 1 Scalable. Innovative. Leading. Your Number One Choice for ARM Solutions Freescale is the leader in embedded control, offering the market’s broadest and best-enabled portfolio of solutions based on ARM® technology. Our end-to-end portfolio of high-performance, power-efficient MCUs and digital networking processors help realize the potential of the Internet of Things, reflecting our unique ability to deliver scalable, systems- focused processing and connectivity. Our large ARM-powered portfolio includes enablement (software and tool) bundles scalable MCU and MPU families from small from Freescale and the extensive ARM ultra-low-power Kinetis MCUs to i.MX ecosystem. Combined, our Kinetis, i.MX, applications processors and Vybrid controller QorIQ and Vybrid solutions offer the highest solutions with advanced performance and level of integration, the most comprehensive feature integration and QorIQ communications software and hardware enablement, and processors that deliver industry-leading the broadest range of performance available power and performance. Each family has within the ARM community. Whether you been designed to offer a broad range of are a consumer, industrial, automotive or performance, peripheral and packaging networking product designer, our ARM-based options, providing migration paths for product families offer a solution that meets end-product platform development. All your requirements. families are supported by industry-leading 2 Freescale Embedded Solutions Based on ARM Technology i.MX Applications Processors Ultra-versatile solutions for multimedia and display applications with multi- core scalability and market-leading power, performance and integration. Kinetis MCUs Hardware- and software- compatible MCU families based on ARM Cortex-M0+ and Cortex-M4 cores with exceptional low-power QorIQ Communications performance, scalability and Processors feature integration. Next-generation QorIQ processors are based on Layerscape Architecture—the industry’s first software-aware, core- agnostic architecture that delivers unprecedented efficiency and scale for the smarter, more capable networks of tomorrow—end to end. MAC5xxx MCUs MAC5xxxx automotive MCUs integrate ARM Cortex-A and Cortex-M cores that deliver the right balance of real-time processing and application performance. Vybrid Controller Solutions Real-time, highly integrated solutions with dual-display capability to enable your system to control, interface, connect, secure and scale. freescale.com/ARM 3 Freescale Embedded Solutions Based on ARM Technology QorIQ Communications Processors Built on Layerscape Architecture Up to Eight Cores, 64-bit, Clusters of Two Cores Sharing 1 MB L2 Cache, Two 64-bit ARM QorIQ LS2045/85A DDR4 SDRAM with ECC and Interleaving Support up to 2.1 GT/s, Accelerated I/O Up to 2 GHz Cortex-A57 Processing, up to 40 Gb/s Complex Forwarding, 20 Gb/s SEC Crypto Acceleration ARM Two Cores, ECC-Protected L1 and L2, DDR3L/4 with ECC, Virtualization, 3 Gigabit Ethernet, 2 PCIe 2.0, 4-Lane SerDes, Security Engine, USB 2.0/3.0 with Integrated QorIQ LS1020/21/22A Cortex-A7 Up to 1 GHz PHYs, Plus Second USB 2.0, Ten UARTs, SATA 3.0, 24-bit LCD Controller ARM Two Cores, NEON DSP and FPU, Up to 6,000 DMIPS, 3 Gigabit Ethernet, SATA, QorIQ LS1024A Cortex-A9 USB 3.0 DDR3 and NAND Controller Interfaces, Deep Packet Inspection Engine Up to 1.2 GHz Two Cores, Packet and QoS Coprocessors for Layer 2/3/4 Acceleration, ™ QorIQ LS102MA ARM11 Ethernet, PCIe, TDM, USB 2.0 Interfaces Up to 650 MHz i.MX Applications Processors Four Cores, Video Encode/Decode, 2D/3D Graphics, LCDx4, HDMI, i.MX 6Quad MIPI, LP-DDR2/DDR3, LVDS, IEEE® 1588 Ethernet, PCIe, SATA Up to 1.2 GHz Two Cores, Video Encode/Decode, 2D/3D Graphics, LCDx4, HDMI, i.MX 6Dual MIPI, LP-DDR2/DDR3, LVDS, IEEE 1588 Ethernet, PCIe, SATA Up to 1.2 GHz ARM Two Cores, Video Encode/Decode, 2D/3D Graphics, LCDx2, HDMI, i.MX 6DualLite Cortex-A9 MIPI, LP-DDR2/DDR3, LVDS, IEEE 1588 Ethernet, PCIe, E-Ink EPDC Up to 1 GHz One Core, Video Encode/Decode, 2D/3D Graphics, LCDx2, HDMI, i.MX 6Solo MIPI, LP-DDR2/DDR3, LVDS, IEEE 1588 Ethernet, PCIe, E-Ink EPDC Up to 1 GHz One Core, 2D Graphics, LCDx2, LP-DDR2/DDR3, i.MX 6SoloLite IEEE 1588 Ethernet, E-Ink EPDC 1 GHz Note: Secure boot, PMU, audio, dual USB w/HS PHY and LCD available on all Cortex-A9-based i.MX applications processors One Core, Video Encode/Decode, 2D/3D Graphics, DDR3, i.MX53 ARM IEEE 1588 Ethernet, SATA, CAN Up to 1 GHz Cortex-A8 One Core, 2D Graphics, DDR2, Ethernet, E Ink EPD ARM11 One Core, 2D Graphics, DDR2, Ethernet, CAN One Core, DDR2, IEEE 1588 Dual Ethernet, CAN, L2 Switch, PMU ARM9™ One Core, DDR2/SDRAM, Ethernet, CAN, PATA, Camera, Tamper Detect One Core, PMU, Analog Audio Vybrid Controller Solutions ARM Dual SVGA LCD, Camera Interface with Video ADC, Cortex-A5 VF6xx Stereo Audio, DDR, Secure Boot, Tamper Detect, Dual and ARM Cortex-A5 (500 MHz) + Cortex-M4 (167 MHz) USB OTG w/HS PHY, Dual Ethernet, L2 Switch, Dual Cortex-M4 Quad-SPI, NAND Flash Controller VF5xx SVGA LCD, Camera Interface, Stereo Audio, DDR, Secure Boot, Tamper Detect, ARM Up to 500 MHz Dual USB OTG w/HS PHY, Dual Ethernet, L2 Switch, Dual Quad-SPI, NAND Flash Cortex-A5 VF3xx WQVGA LCD, Audio, Secure Boot, Tamper Detect, USB OTG w/HS PHY, Up to 266 MHz Dual Ethernet, L2 Switch, Dual Quad-SPI, NAND Flash Controller, 176LQFP VF5xxR Dual Heterogeneous Cores, DDR3 Interface, 400 MHz, WVGA ARM Up to 400 MHz LCD x 2 or XGA, USB x 2, Dual Quad SPI, MLB 50, CAN x 2 Cortex-A5 VF3xxR Dual Heterogeneous Cores, 266 MHz, WQVGA LCD x 2, and Up to 266 MHz USB, Dual Quad SPI, MLB 50, CAN x 2 Cortex-M4 VF1xxR Dual Heterogeneous Cores, 266 MHz, WQVGA LCD, Up to 266 MHz USB, Dual Quad SPI, CAN x 2 4 Freescale Embedded Solutions Based on ARM Technology Kinetis MCUs Kinetis KV4x 4.1 Msps ADC, Picosecond PWM, CAN, 150 MHz Digital Power Conversion and Motor Control Kinetis K7x Graphics LCD, IEEE 1588 Ethernet, Encryption, Tamper Detect, 120–150 MHz USB OTG (FS/HS), FPU, DRAM Controller, 512 KB–1 MB Flash Kinetis K6x IEEE 1588 Ethernet, Encryption, Tamper Detect, USB OTG 100–180 MHz (FS/HS), FPU, DRAM Controller, 256 KB–2 MB Flash Kinetis K0x Entry Level, FPU, up to 64–128 KB Flash 100 MHz Kinetis KV3x PMSM Motor Control, Multiple Timers, FPU, 100–120 MHz 64–512 KB Flash ARM Kinetis K5x Analog Measurement Engine, IEEE 1588 Ethernet, Encryption, Cortex-M4 72–100 MHz USB OTG (FS), Segment LCD, 128–512 KB Flash Kinetis K4x USB OTG (FS), Segment LCD, 64–512 KB Flash 72–100 MHz Kinetis K3x Segment LCD, 64–512 KB Flash 72–100 MHz Kinetis K2x USB OTG (FS/HS), FPU, 32 KB–1 MB Flash 50–120 MHz Kinetis K1x 50–120 MHz Mixed Signal, FPU, 32 KB–1 MB Flash Kinetis KW2x 2.4 GHz IEEE 802.15.4 Compliant Radio Transceiver, 50 MHz 256-512 KB Flash Kinetis KV1x 75 MHz BLDC Motor Control, 1.2 Msps ADC, 16–32 KB Flash Kinetis KM3x Segment LCD, Serial Wire Debug, MCG, BME, CRC, 50 MHz Vref, 64–128 KB Flash Kinetis KM1x Serial Wire Debug, MCG, BME, CRC, Vref, 50 MHz 64–128 KB Flash Kinetis KW0x Sub-1 GHz Radio Transceiver, 128 KB Flash 48 MHz Kinetis KL4x USB OTG, Segment LCD, DMA, 16-bit ADC, 48 MHz 12-bit DAC, 128–256 KB Flash ARM Cortex-M0+ Kinetis KL3x Segment LCD, DMA, 12/16-bit ADC, 48 MHz 12-bit DAC, 64–256 KB Flash Kinetis KL2x USB OTG, DMA, 12/16-bit ADC, 12-bit DAC, 48 MHz 4–32 KB Flash Kinetis KL1x 48 MHz DMA, 16-bit ADC, 12-bit DAC, 32–256 KB Flash Kinetis KL0x 48 MHz DMA, 12-bit ADC, 12-bit DAC, 8–32 KB Flash 32-bit Automotive MCUs, Voltage range: 2.7 to 5.5 V, Kinetis KEA 48 MHz Flash write voltage range: 2.7 to 5.5 V, Temperature range (ambient): –40 °C to +125 °C Kinetis KE0x 5 V, ESD/EMC, ADC, Robust Timers, High Current Outputs, 20-48 MHz 8–128 KB Flash Automotive Consumer Industrial Networking QorIQ Communications Processors Built on Layerscape Architecture Up to Eight Cores, 64-bit, Clusters of Two Cores Sharing 1 MB L2 Cache, Two 64-bit ARM QorIQ LS2045/85A DDR4 SDRAM with ECC and Interleaving Support up to 2.1 GT/s, Accelerated I/O Up to 2 GHz Cortex-A57 Processing, up to 40 Gb/s Complex Forwarding, 20 Gb/s SEC Crypto Acceleration ARM Two Cores, ECC-Protected L1 and L2, DDR3L/4 with ECC, Virtualization, 3 Gigabit Ethernet, 2 PCIe 2.0, 4-Lane SerDes, Security Engine, USB 2.0/3.0 with Integrated QorIQ LS1020/21/22A Cortex-A7 Up to 1 GHz PHYs, Plus Second USB 2.0, Ten UARTs, SATA 3.0, 24-bit LCD Controller ARM Two Cores, NEON DSP and FPU, Up to 6,000 DMIPS, 3 Gigabit Ethernet, SATA, QorIQ LS1024A Cortex-A9 USB 3.0 DDR3 and NAND Controller Interfaces, Deep Packet Inspection Engine Up to 1.2 GHz Two
Recommended publications
  • Real-Time, Safe and Certified OS

    Real-Time, Safe and Certified OS

    Real-Time, Safe and Certified OS Roman Kapl <[email protected]> drivers, customer projects, development Tomas Martinec <[email protected]> testing and certification © SYSGO AG · INTERNAL 1 Introduction • PikeOS – real-time, safety certified OS • Desktop and Server vs. • Embedded • Real-Time • Safety-Critical • Certified • Differences • Scheduling • Resource management • Features • Development © SYSGO AG · INTERNAL 2 Certification • Testing • Analysis • Lot of time • Even more paper • Required for safety-critical systems • Trains • Airplanes © SYSGO AG · INTERNAL 3 PikeOS • Embedded, real-time, certified OS • ~150 people (not just engineers) • Rail • Avionics • Space • This presentation is not about PikeOS specifically © SYSGO AG · INTERNAL 4 PikeOS technical • Microkernel • Inspired by L4 • Memory protection (MMU) • More complex than FreeRTOS • Virtualization hypervisor • X86, ARM, SPARC, PowerPC • Eclipse IDE for development © SYSGO AG · INTERNAL 5 Personalities • General • POSIX • Linux • Domain specific • ARINC653 • PikeOS native • Other • Ada, RT JAVA, AUTOSAR, ITRON, RTEMS © SYSGO AG · INTERNAL 6 PikeOS Architecture App. App. App. App. App. App. Volume Syste m Provider Partition PikeOS Para-Virtualized HW Virtualized File System (Native, POSIX, Guest OS PikeOS Native ARINC653, ...) Guest OS Linux, Android Linux, Android Device Driver User Space / Partitions Syste m PikeOS System Software ExtensionSyste m Extension PikeOS Microkernel Kernel Space / Hypervisor Architecture Platform Kernel Level Support Package Support Package Driver SoC /
  • Schedule 14A Employee Slides Supertex Sunnyvale

    Schedule 14A Employee Slides Supertex Sunnyvale

    UNITED STATES SECURITIES AND EXCHANGE COMMISSION Washington, D.C. 20549 SCHEDULE 14A Proxy Statement Pursuant to Section 14(a) of the Securities Exchange Act of 1934 Filed by the Registrant Filed by a Party other than the Registrant Check the appropriate box: Preliminary Proxy Statement Confidential, for Use of the Commission Only (as permitted by Rule 14a-6(e)(2)) Definitive Proxy Statement Definitive Additional Materials Soliciting Material Pursuant to §240.14a-12 Supertex, Inc. (Name of Registrant as Specified In Its Charter) Microchip Technology Incorporated (Name of Person(s) Filing Proxy Statement, if other than the Registrant) Payment of Filing Fee (Check the appropriate box): No fee required. Fee computed on table below per Exchange Act Rules 14a-6(i)(1) and 0-11. (1) Title of each class of securities to which transaction applies: (2) Aggregate number of securities to which transaction applies: (3) Per unit price or other underlying value of transaction computed pursuant to Exchange Act Rule 0-11 (set forth the amount on which the filing fee is calculated and state how it was determined): (4) Proposed maximum aggregate value of transaction: (5) Total fee paid: Fee paid previously with preliminary materials. Check box if any part of the fee is offset as provided by Exchange Act Rule 0-11(a)(2) and identify the filing for which the offsetting fee was paid previously. Identify the previous filing by registration statement number, or the Form or Schedule and the date of its filing. (1) Amount Previously Paid: (2) Form, Schedule or Registration Statement No.: (3) Filing Party: (4) Date Filed: Filed by Microchip Technology Incorporated Pursuant to Rule 14a-12 of the Securities Exchange Act of 1934 Subject Company: Supertex, Inc.
  • Sistemi Operativi Real-Time Marco Cesati Lezione R13 Sistemi Operativi Real-Time – II Schema Della Lezione

    Sistemi Operativi Real-Time Marco Cesati Lezione R13 Sistemi Operativi Real-Time – II Schema Della Lezione

    Sistemi operativi real-time Marco Cesati Lezione R13 Sistemi operativi real-time – II Schema della lezione Caratteristiche comuni VxWorks LynxOS Sistemi embedded e real-time QNX eCos Windows Linux come RTOS 15 gennaio 2013 Marco Cesati Dipartimento di Ingegneria Civile e Ingegneria Informatica Università degli Studi di Roma Tor Vergata SERT’13 R13.1 Sistemi operativi Di cosa parliamo in questa lezione? real-time Marco Cesati In questa lezione descriviamo brevemente alcuni dei più diffusi sistemi operativi real-time Schema della lezione Caratteristiche comuni VxWorks LynxOS 1 Caratteristiche comuni degli RTOS QNX 2 VxWorks eCos 3 LynxOS Windows Linux come RTOS 4 QNX Neutrino 5 eCos 6 Windows Embedded CE 7 Linux come RTOS SERT’13 R13.2 Sistemi operativi Caratteristiche comuni dei principali RTOS real-time Marco Cesati Corrispondenza agli standard: generalmente le API sono proprietarie, ma gli RTOS offrono anche compatibilità (compliancy) o conformità (conformancy) allo standard Real-Time POSIX Modularità e Scalabilità: il kernel ha una dimensione Schema della lezione Caratteristiche comuni (footprint) ridotta e le sue funzionalità sono configurabili VxWorks Dimensione del codice: spesso basati su microkernel LynxOS QNX Velocità e Efficienza: basso overhead per cambi di eCos contesto, latenza delle interruzioni e primitive di Windows sincronizzazione Linux come RTOS Porzioni di codice non interrompibile: generalmente molto corte e di durata predicibile Gestione delle interruzioni “separata”: interrupt handler corto e predicibile, ISR lunga
  • FEZ Cerbuino Bee - GHI Electronics

    FEZ Cerbuino Bee - GHI Electronics

    FEZ Cerbuino Bee - GHI Electronics FEZ Cerbuino Bee 2 Description FEZ Cerbuino is for developers wanting a low-cost Arduino-comaptible Gadgeteer-compatible mainboard. This 100% open-source (OSHW) offer includes an on-board power connector, voltage regulators, MicroSD connector, USB host and USB Client connectors. Ready to plug-and-play using the included USB cable. The power of .NET Gadgeteer platform sockets is found on FEZ Cerbuino. These 3 gadgeteer-compatible sockets allow developers to seamlessly connect almost any of the Gadgeteer modules. The Xbee socket automatically brings all sorts of wireless options to the table, including WiFi and Zigbee. Key Features: 3 .NET Gadgeteer compatible sockets that include these types: Y, A, I, K, O, P, S, U. Arduino Compatible headers (some signals are shared with Gadgeteer sockets) Xbee Adapter for ZigBee or WiFi XBee modules. Configurable on-board LED. Software/Hardware features includes but not limited to: .NET Micro Framework 4.2 (supporting C# and Visual Basic) with FEZ Cerberus firmware 168Mhz 32bit processor with floating point 1MB FLASH, over 300K for user's code FEZ Cerbuino Bee - GHI Electronics 192KB RAM, 112KB for user's heap Full TCP/IP Stack with HTTP, TCP, UDP, DHCP Ethernet support with Ethernet ENC28 module. USB host USB Device SPI I2C 2 UART CAN 9 Analog Inputs. 2 Analog Output 4-bit microSD interface 6 PWM OneWire interface Built-in Real Time Clock (Needs 32Khz crystal) RLPLite allowing users to load native code (C/Assembly) for real-time requirements. FAT File System Dimensions: W 8cm x L 5.5cm Power Through USB port or an external DC 6-9V power supply (connecting both is safe).
  • Corecommander for Microprocessors and Microcontrollers

    Corecommander for Microprocessors and Microcontrollers

    CORECOMMANDER FOR MICROPROCESSORS AND MICROCONTROLLERS Factsheet Direct access to memory and peripheral devices (I/O) for testing, debugging and in-system programming • Direct access to memory and peripheral (I/O) devices of a micro- processor through its (JTAG) debug interface • Read data from, write data to memory and peripherals without software programming • At-speed execution of read and write cycles • Testing and debugging of the connectivity of processor memory and peripherals with at-speed bus cycles without software programming • Easy programming of processor flash memory without software programming Corecommander provides high-level functions to write data to and read data from microprocessor memory Order information CoreComm Micro (core) and I/O addresses without software programming. (core) = ARM 7, ARM 9, ARM 11, Cortex-A, Cortex-R, CoreCommander functions are applied via the JTAG Cortex-M, Blackfin, PXA2xx, PXA3xx, IXP4xx, PowerPC- interface. MPC500 family, PowerPC-MPC5500 family, PowerPC- MPC5600 family, C28x, XC166, Tricore, PIC32 Applications CoreCommander is used in design debug, manufactu- ring test and (field) service for many different applica- [1] if the uProcessor also contains a boundary-scan register then teh tests and in-system tions such as: programming operations can also be done using the boundary-scan register instead of the CoreCommander. Whether in that case the CoreCommander or the boundary-scan register is used depends on preference or performance. • Diagnosing “dead-kernel” boards; no embedded code is required to perform memory reads and Background writes. A uP performs read and write operations on its bus to ac- cess memory and I/O locations. The read and write cycles • Determining the right settings for the peripheral normally result when the uP executes a program that is controller (DDR controller, flash memory controller, stored in memory.
  • Mediatek Linkit™ Development Platform for RTOS Get Started Guide

    Mediatek Linkit™ Development Platform for RTOS Get Started Guide

    MediaTek LinkIt™ Development Platform for RTOS Get Started Guide Version: 3.0 Release date: 30 June 2016 © 2015 - 2016 MediaTek Inc. This document contains information that is proprietary to MediaTek Inc. (“MediaTek”) and/or its licensor(s). MediaTek cannot grant you permission for any material that is owned by third parties. You may only use or reproduce this document if you have agreed to and been bound by the applicable license agreement with MediaTek (“License Agreement”) and been granted explicit permission within the License Agreement (“Permitted User”). If you are not a Permitted User, please cease any access or use of this document immediately. Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited. THIS DOCUMENT IS PROVIDED ON AN “AS-IS” BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES OF ANY KIND AND SHALL IN NO EVENT BE LIABLE FOR ANY CLAIMS RELATING TO OR ARISING OUT OF THIS DOCUMENT OR ANY USE OR INABILITY TO USE THEREOF. Specifications contained herein are subject to change without notice. MediaTek LinkIt™ Development Platform for RTOS Get Started Guide Document Revision History Revision Date Description 1.0 24 March 2016 Initial version. 2.0 17 May 2016 Move the contents relative to flash, HDK, and build comments to corresponding documents. Add the support of Keil 3.0 30 June 2016 Add the support of IAR. Refine the architecture and provide more information on the SDK usage. © 2015 - 2016 MediaTek Inc. Page i of v This document contains information that is proprietary to MediaTek Inc.
  • Hannes Tschofenig

    Hannes Tschofenig

    Securing IoT applications with Mbed TLS Hannes Tschofenig Part#2: Public Key-based authentication March 2018 © 2018 Arm Limited Munich Agenda • For Part #2 of the webinar we are moving from Pre-Shared Secrets (PSKs) to certificated-based authentication. • TLS-PSK ciphersuites have • great performance, • low overhead, • small code size. • Drawback is the shared key concept. • Public key cryptography was invented to deal with this drawback (but itself has drawbacks). 2 © 2018 Arm Limited Public Key Infrastructure and certificate configuration © 2018 Arm Limited Public Key Infrastructure Various PKI deployments in existence Structure of our PKI The client has to store: self-signed • Client certificate plus corresponding private key. CA cert • CA certificate, which serves as the trust anchor. The server has to store: Signed by CA Signed by CA • Server certificate plus corresponding private key. Client cert Server cert (Some information for authenticating the client) 4 © 2018 Arm Limited Generating certificates (using OpenSSL tools) • When generating certificates you will be prompted to enter info. You are about to be asked to enter information that will be • The CA cert will end up in the trust incorporated into your certificate request. What you are about to enter is what is called a Distinguished anchor store of the client. Name or a DN. There are quite a few fields but you can leave some blank For some fields there will be a default value, • The Common Name used in the server If you enter '.', the field will be left blank. ----- cert needs to be resolvable via DNS Country Name (2 letter code) [AU]:.
  • Publication Title 1-1962

    Publication Title 1-1962

    publication_title print_identifier online_identifier publisher_name date_monograph_published_print 1-1962 - AIEE General Principles Upon Which Temperature 978-1-5044-0149-4 IEEE 1962 Limits Are Based in the rating of Electric Equipment 1-1969 - IEEE General Priniciples for Temperature Limits in the 978-1-5044-0150-0 IEEE 1968 Rating of Electric Equipment 1-1986 - IEEE Standard General Principles for Temperature Limits in the Rating of Electric Equipment and for the 978-0-7381-2985-3 IEEE 1986 Evaluation of Electrical Insulation 1-2000 - IEEE Recommended Practice - General Principles for Temperature Limits in the Rating of Electrical Equipment and 978-0-7381-2717-0 IEEE 2001 for the Evaluation of Electrical Insulation 100-2000 - The Authoritative Dictionary of IEEE Standards 978-0-7381-2601-2 IEEE 2000 Terms, Seventh Edition 1000-1987 - An American National Standard IEEE Standard for 0-7381-4593-9 IEEE 1988 Mechanical Core Specifications for Microcomputers 1000-1987 - IEEE Standard for an 8-Bit Backplane Interface: 978-0-7381-2756-9 IEEE 1988 STEbus 1001-1988 - IEEE Guide for Interfacing Dispersed Storage and 0-7381-4134-8 IEEE 1989 Generation Facilities With Electric Utility Systems 1002-1987 - IEEE Standard Taxonomy for Software Engineering 0-7381-0399-3 IEEE 1987 Standards 1003.0-1995 - Guide to the POSIX(R) Open System 978-0-7381-3138-2 IEEE 1994 Environment (OSE) 1003.1, 2004 Edition - IEEE Standard for Information Technology - Portable Operating System Interface (POSIX(R)) - 978-0-7381-4040-7 IEEE 2004 Base Definitions 1003.1, 2013
  • XMOS for AVB Ethernet Based Networking for Audio/Video

    XMOS for AVB Ethernet Based Networking for Audio/Video

    Only a few years ago, computer networks were complex beasts tended by special acolytes and running on different standards. Today they have become commonplace in many homes and offices, simply plugged together using Ethernet technology. The same revolutionary change is coming for Audio/Video (AV) networking, as AVB (Audio XMOS for AVB: Video Bridging) products that run over the same network, Ethernet based networking begin to enter the market. for Audio/Video Putting together networks of AV equipment for professional and consumer use, or for use in How Ethernet Works vehicles, is about to become simpler while also Within Ethernet, data is transmitted between delivering better quality. No longer will devices (such as a computer and a printer) in specialist connectors and cables be needed to packets. Each packet carries one or more create a rats' nest of connectivity. Instead addresses for its destination. Like a postal packet traversing the postal system, the network has no Audio Video Bridging (AVB), a set of knowledge of what is in the packet, but uses the international standards, will make setting up address to pass the packet to the next point in the and managing networks almost as simple as network. just plugging together the different elements. In an Ethernet based network, each endpoint Sound and video sources will be mixed and (computer, storage element, printer etc.) is distributed to screens and speakers, with high identified by a unique address and has a single quality, low latency and tight synchronization. connection to the network, through an Ethernet Furthermore, the connectors and cables are switch.
  • Qoriq: High End Industrial and Networking Processing

    Qoriq: High End Industrial and Networking Processing

    TM TechDays 2013 Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, the Energy Efficient Solutions logo, mobileGT, PowerQUICC, QorIQ, StarCore and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, Kinetis, MagniV, MXC, Platform in a Package, Processor Expert, QorIQ Qonverge, Qorivva, QUICC Engine, Ready Play, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, the Energy Efficient Solutions logo, mobileGT, SafeAssure, the SafeAssure logo, SMARTMOS, TurboLink, VortiQa and Xtrinsic are PowerQUICC, QorIQ, StarCore and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, trademarks of Freescale Semiconductor, Inc. All other product or service names are the BeeStack, ColdFire+, CoreNet, Flexis, Kinetis, MagniV, MXC, Platform in a Package, Processor Expert, QorIQ Qonverge, Qorivva, QUICC Engine, TM property of their respective owners. © 2012 Freescale Semiconductor, Inc. 1 Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, TurboLink, VortiQa and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All . other product or service names are the property of their respective owners. © 2012 Freescale Semiconductor, Inc. 2013 2011 QorIQ Qonverge QorIQ next-generation platform launch platform based T series 28nm on Layerscape architecture 2008 QorIQ Multicore Platform launch (P series) Accelerating the P series 45nm Network’s IQ 2004 Dual-core
  • PDF 19308 Kb ADSP-Bf50x Blackfin ® Processor Hardware Reference

    PDF 19308 Kb ADSP-Bf50x Blackfin ® Processor Hardware Reference

    ADSP-BF50x Blackfin® Processor Hardware Reference Revision 1.2, February 2013 Part Number 82-100101-01 Analog Devices, Inc. One Technology Way Norwood, Mass. 02062-9106 a Copyright Information © 2013 Analog Devices, Inc., ALL RIGHTS RESERVED. This docu- ment may not be reproduced in any form without prior, express written consent from Analog Devices, Inc. Printed in the USA. Disclaimer Analog Devices, Inc. reserves the right to change this product without prior notice. Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by impli- cation or otherwise under the patent rights of Analog Devices, Inc. Trademark and Service Mark Notice The Analog Devices logo, Blackfin, CrossCore, EngineerZone, EZ-KIT Lite, and VisualDSP++ are registered trademarks of Analog Devices, Inc. All other brand and product names are trademarks or service marks of their respective owners. CONTENTS PREFACE Purpose of This Manual .................................................................. li Intended Audience .......................................................................... li Manual Contents ........................................................................... lii What’s New in This Manual ........................................................... lv Technical Support .........................................................................
  • A Lightweight Virtualization Layer with Hardware-Assistance for Embedded Systems

    A Lightweight Virtualization Layer with Hardware-Assistance for Embedded Systems

    PONTIFICAL CATHOLIC UNIVERSITY OF RIO GRANDE DO SUL FACULTY OF INFORMATICS COMPUTER SCIENCE GRADUATE PROGRAM A LIGHTWEIGHT VIRTUALIZATION LAYER WITH HARDWARE-ASSISTANCE FOR EMBEDDED SYSTEMS CARLOS ROBERTO MORATELLI Dissertation submitted to the Pontifical Catholic University of Rio Grande do Sul in partial fullfillment of the requirements for the degree of Ph. D. in Computer Science. Advisor: Prof. Fabiano Hessel Porto Alegre 2016 To my family and friends. “I’m doing a (free) operating system (just a hobby, won’t be big and professional like gnu) for 386(486) AT clones.” (Linus Torvalds) ACKNOWLEDGMENTS I would like to express my sincere gratitude to those who helped me throughout all my Ph.D. years and made this dissertation possible. First of all, I would like to thank my advisor, Prof. Fabiano Passuelo Hessel, who has given me the opportunity to undertake a Ph.D. and provided me invaluable guidance and support in my Ph.D. and in my academic life in general. Thank you to all the Ph.D. committee members – Prof. Carlos Eduardo Pereira (dissertation proposal), Prof. Rodolfo Jardim de Azevedo, Prof. Rômulo Silva de Oliveira and Prof. Tiago Ferreto - for the time invested and for the valuable feedback provided.Thank you Dr. Luca Carloni and the other SLD team members at the Columbia University in the City of New York for receiving me and giving me the opportunity to work with them during my ‘sandwich’ research internship. Eu gostaria de agraceder minha esposa, Ana Claudia, por ter estado ao meu lado durante todo o meu período de doutorado. O seu apoio e compreensão foram e continuam sendo muito importantes para mim.