The Tides of EDA

Total Page:16

File Type:pdf, Size:1020Kb

The Tides of EDA The Tides of EDA Alberto Sangiovanni-Vincentelli University of California at Berkeley Alberto bases this article on remarks from his invited keynote speech at the 40th Design Automation Conference. In that speech, he proposed a bold initiative in electronic design automation, EDATech, of EDA 40 Years which would drive the industry much like SEMATECH propelled semiconductor manufacturing. —Rajesh Gupta, Editor in Chief IT WAS A GREAT HONOR to celebrate the 40th ized by reason—rational analysis that dissects events, anniversary of the Design Automation Conference with a during which people fear novelty and creativity as keynote lecture intended to place in perspective the most jumps into the dark because no analysis can guarantee relevant research results presented at DAC in all these any initiative’s success. Vico identified the age of men years and to identify trends and challenges for the future as the beginning of decay in society. Yet he found that of electronic design automation (EDA). Going through after the decadence of this period, mankind would the DAC proceedings, hunting for relevant papers, was again loop through the three stages, returning to the indeed a formidable task. While doing so, I wanted to find next age of gods. regular patterns that those of us in EDA could use to understand the history of our field and its destiny. Ages of EDA Fishing into my background as a former student of Quite surprisingly, I found that I could identify simi- an Italian classical Lyceum, I found unexpected help lar patterns in the history of EDA. To determine the time from a fellow countryman: Giovan Battista Vico, the first span of the ages of EDA, I used attendance data from philosopher who analyzed history and its patterns from DAC, shown in Figure 1. a philosophical point of view. He wrote his masterpiece, In this diagram, we see an initial period, from 1964 Scientia Nova, in 1650. Vico’s fundamental contribution to 1978, where attendance was fairly low. Next comes was that history repeats itself with a regular spiral-like a period—from 1979 to 1992—of great prosperity with pattern (“corsi e ricorsi storici”). a very sharp increase in participation. Finally, from 1993 Vico identified three phases in mankind’s history: the to today, there is relative stagnation and a marked age of gods, the age of heroes, and the age of men. The decrease in the last few years. It seems natural to asso- age of gods is characterized by knowledge that comes ciate these three periods with the ages of gods, heroes, to people from the use of their senses. In this respect, and men as outlined by Vico! events and natural phenomena are inexplicable (for the Another interesting set of statistical data relates to most part) and attributed to “external” entities, like the paper submissions and their origin, as shown in Figure 2. ancient gods. In this diagram, the age of gods corresponds to a The age of heroes is characterized by the use of prevalence of industry papers; the age of heroes, to a imagination that lets people supersede the sensory marked increase in academic papers; and the age of information to find the first abstract interpretations of men, to a predominance of academic papers. reality. It is the age of creativity, the foundation of great human achievements. Age of gods (1964 to 1978) The following period, the age of men, is character- In this period, industry pioneers laid the foundations 0740-7475/03/$17.00 © 2003 IEEE Copublished by the IEEE CS and the IEEE CASS November–December 2003 59 Forty Years of EDA 25,000 300 today, from sparse matrices to backward Total participants differentiation formulas. They enabled 250 20,000 Conference participants the development of two important pro- Exhibiting companies 200 grams: IBM’s Astap (advanced statistical 15,000 analysis program) and UC Berkeley’s 150 Spice (simulation program for integrated 10,000 circuits emphasis). The early contribu- 100 No. of participants tions of Ron Rohrer and Don Pederson 5,000 50 were essential to making these programs No. of exhibiting companies the workhorses of circuit simulation for 0 0 years and years. 1964 1969 1974 1979 1984 1989 1994 1999 Years Logic simulation and testing. Logic Figure 1. DAC attendance from 1964 to 2003. simulation had already been in use for some time when DAC started. Computer companies, such as IBM and CDC, relied 200 on this technology to debug their logic 180 Total papers designs. The contributions to this field 160 Academia are countless, and the field’s founders 140 Industry Vendors also had a fundamental role in develop- 120 ing automatic test pattern generation and 100 fault simulation. The role of Ulrich and 80 Hayes at the University of Michigan; No. of papers 60 40 Breuer at the University of Southern 20 California; and Szygenda at the 0 University of Texas at Austin, to name a few, was invaluable. The invention of a 1964 1967 1970 1973 1976 1979 1982 1985 1988 1991 1994 1997 2000 2003 methodology for level-sensitive scan Years design by Tom Williams and colleagues, Figure 2. DAC paper statistics. and the consequent development of the D-algorithm by Paul Roth of IBM, changed the way in which this industry of EDA. While browsing through the first few years’ pro- designed computer hardware and generated test pat- ceedings, I found seminal papers that continue to have terns. a strong impact today. I classified them by relevant top- ics, and I clustered fundamental contributions into five MOS timing simulation. Exploiting the quasi-unidi- areas: circuit simulation; logic simulation and testing; rectional characteristic of a MOS transistor to speed up MOS timing simulation; wire routing; and regular arrays. circuit simulation first appeared in the work of Gummel and colleagues of Bell Labs in 1975. Gummel’s intuition Circuit simulation. Circuit simulation has been an was to approximate the solution of the ordinary differ- important DAC topic, especially as it relates to IC design. ential equations describing the circuits with a fast relax- The great success of circuit simulation in IC designs has ation-based heuristic algorithm. His insight was to been a dominant driver in the birth of EDA as an indus- recognize that when analyzing a digital circuit’s timing, try. IBM researchers were the most prominent force in its accurate waveforms are unimportant as long as the these years: Frank Branin was a pioneer in determining switching events could be correctly placed in time. This the architecture for circuit simulation. In my opinion, insight is still the basis of today’s fast circuit simulation. Brayton, Hachtel, and colleagues at IBM T.J. Watson Research Center in Yorktown made fundamental, rev- Wire routing. Most of the techniques that we use today olutionary contributions to this field: They introduced in our tools are based on the results obtained in this peri- the algorithms behind circuit simulation as we know it od. The infamous Lee maze router developed in 1961 60 IEEE Design & Test of Computers (before the first DAC), is still the basis for most of the ■ Their products had limited loyalty because cus- routers in use today. The Hightower line extension algo- tomers perceived their value added as low. rithm dates back to 1969, and the idea of channel routing ■ These companies had a limited understanding of came from the work by Hashimoto and Stevens in 1971. market evolutions and customer needs. Regular arrays. With the advent of large-scale ICs, the These factors contributed to a complete lack of inno- appeal of regular layout patterns for reducing design vation and eventual obsolescence. time was strong. Researchers developed gate arrays I cannot conclude the age of gods without mention- (called master slices at IBM) and standard cells (master ing Pat Pistilli’s particular role: He nurtured DAC from a images at IBM) as alternatives to custom layouts. In this handful of attendees to over 5,000 at the technical ses- period, IBM and Bell Labs made extensive use of inte- sions. Our celebration of DAC’s 40th anniversary is a grated tools using these design styles for the automatic tribute to his vision. layout of circuits. I remember the beginning of this idea, when a gate array IC had four gates and a Schlumberger Age of heroes (1979 to 1993) researcher discussed the use of automated tools to It is surprising to see that between 1979 and 1993 the optimize the circuit’s utilization. Look at the distance EDA field exploded in all its aspects. To be at DAC dur- we’ve covered since then: in 40 years, from four to 400 ing this period was quite an experience. The vibrancy million gates on a single chip. and enthusiasm that permeated the presentation rooms and the exhibits was a clear sign of the community’s Business side healthy growth. DAC became the source of many essen- Observers considered computer-aided design to be tial contributions in all aspects of EDA from physical ver- of strategic value to the system industry, and in particu- ification to layout synthesis, from logic synthesis to lar, to the computer industry. IBM and the other large formal verification, and from system-level design to companies considered it important enough to warrant a hardware acceleration. The technical community sizable investment in funding and resources. Internal expanded to reach areas of expertise in nonlinear and CAD groups were powerful engineering organizations. combinatorial optimization, control, artificial intelli- Looking at the DAC proceedings, I also noticed the gence, and logic. In this quest for new methods and strong presence of the Japanese computer and com- tools, the community also explored avenues that did munication system industry.
Recommended publications
  • ASIC Design Flow Steps [Makefile Targets] Synthesis Tool Descriptions
    Identity development Research centre identities Institute for Communicating & Collaborative Systems Institute for Computing Systems Architecture Processor Automated Synthesis by iTerative Analysis Project Centre for Intelligent Systems http://groups.inf.ed.ac.uk/pasta/ & their Applications Laboratory for Foundations of Computer Science Institute of Perception, EnCore Processor Design Flow Action and Behaviour Institute for Adaptive & Neural Computation e-Science Institute RTL to Gates Synthesis Informatics Life-Sciences Institute Synthesis Tools ASIC Design Flow Steps [Makefile targets] Synthesis Tool Descriptions Floorplanning Configuration Start RTL-Description RTL Synthesis RTL Description Design Compiler rtl_config config Pre-processing/Compiling of micro-code definitions and of Verilog files. [dc_shell-t] RTL synthesis solution that performs advanced arithmetic optimisation, critical path synthesis, register retiming etc. It enables a developer to optimise a design for timing, IP Libraries area, power and test. RTL-to-Gates synthesis flow takes a RTL HW description and a standard cell Design Rule library as input, and produces a gate-level netlist as output. The resulting gate-level Checking netlist is a completely structural description with only standard cells at the leaves of RTL Vendor Logic Synthesis the design. This step also creates a SAIF (Switching Activity Interchange Format) Database Libraries Design forward-annotation file starting from the top level of the design. RTL to Placed rtl2gates synth GDS II OUT Compiler Power Optimisation & Analysis Gates Synthesis Layout [dc_shell-t] Power vs. Creates floorplan information including core size, placement sites, port locations, Compiler Power Compiler performs both RTL and gate-level power floorplan floorplan Schematic RAM locations, as well as routing and placement obstructions.
    [Show full text]
  • Pycells for an Open Semiconductor Industry
    PROC. OF THE 8th EUR. CONF. ON PYTHON IN SCIENCE (EUROSCIPY 2015) 3 PyCells for an Open Semiconductor Industry Sepideh Alassi∗†, Bertram Winter‡ F Abstract—In the modern semiconductor industry, automatic generation of pa- 2 DEVELOPMENT rameterized and recurring layout structures plays an important role and should be present as a feature in Electronic Design Automation (EDA)-tools. Currently these layout generators are developed with a proprietary programming language OpenAccess [OpenAccess] has been established as standard and can be used with a specific EDA-tool. Therefore, the semiconductor com- for storing design data in the semiconductor industry and panies find the development of the layout generators that can be used in all builds the foundation for interoperability of EDA-tools. Ope- state of the art EDA-tools which support OpenAccess database appealing. The nAccess is a file based database and manages logical design goal of this project is to develop computationally efficient layout generators with Python (PyCells), for ams AG technologies, that possess all the features of data (schematics) as well as artwork data (layout) for manu- comprehensive layout generators. facturing. The reference implementation for accessing design data within the database is written in C++. The company Index Terms—PyCells, Semiconductor, OpenAccess Ciranova (now acquired by Synopsys) developed a Python wrapper [PythonAPI] for the OpenAccess C++ class library with the goal to access and modify design data through 1 INTRODUCTION Python. Additionally, they provide an integrated development The number of companies active in modern semiconductor environment [SynopsysPyCellStudio] that enables interactive business is increasing every day which raises the demand for development and debugging of Python code, while the effects cheaper EDA-tools.
    [Show full text]
  • Cadence Design Systems, Inc
    CADENCE ANNUAL REPORT 2003 FROM BEGINNING TO END, MAKING IT POSSIBLE >> CORPORATE REGIONAL CADENCE DESIGN SYSTEMS, INC. HEADQUARTERS HEADQUARTERS >> CADENCE DESIGN SYSTEMS, INC. ASIA/PACIFIC EUROPE JAPAN 2655 Seely Avenue The Gateway, Tower II Bagshot Road 3-17-6 Shin-Yokohama, San Jose, California 95134 25 Canton Road Bracknell, Berkshire RG12 0PH Kouhoku-ku, Yokohama 408.943.1234 Suites 03–07, 23A United Kingdom Kanagawa 222-0033 www.cadence.com Tsimshatsui, Kowloon Phone: +44.1344.360333 Japan Hong Kong Fax: +44.1344.302837 Phone: +81.45.475.6330 Phone: +852.2377.7111 Fax: +81.45.475.6331 Fax: +852.2377.2802 2003 ANNUAL REPORT AND FORM 10 -K Cadence is the largest supplier of electronic design technologies, methodology services, and design services. Cadence solutions are used to accelerate and manage the design of semiconductors, computer systems, networking and telecommunications equipment, consumer electronics, and a variety of other electronics-based products. With approximately 4,800 employees and 2003 revenues of approximately $1.1 billion, Cadence has sales offices, design centers, and research facilities around the world. The company is headquartered in San Jose, Calif., and traded on the New York Stock Exchange under the symbol CDN. More information about the company, its products, and services is available at www.cadence.com. STOCKHOLDER INFORMATION INDEPENDENT PUBLIC ACCOUNTANTS FORM 10-K INVESTOR RELATIONS KPMG LLP Restated Restated A copy of the Company’s Form 10-K, as filed with For further information on our Company, please SELECTED FINANCIAL DATA 2003 2002 2001 500 East Middlefield Road the Securities and Exchange Commission for the contact Cadence Investor Relations in writing at: Mountain View, CA 94043 year ended January 3, 2004, is available without (In thousands except per share amounts) Cadence Design Systems, Inc.
    [Show full text]
  • First IEEE Programming Challenge at IWLS Sponsored by CEDA
    JULY 2006 mation about OA Gear visit the OA Gear project page at First IEEE Programming Challenge at http://openedatools.si2.org/oagear/. IWLS sponsored by CEDA With the help of the funds from CEDA six participating Contributed by Christoph Albrecht, Cadence Berkeley Labs, students received a travel grant and could travel to the [email protected] IWLS workshop held June 7 – 9, 2006 in Vail, Colorado. In addition to the travel grants the committee of the pro- IEEE CEDA sponsored together with Synplicity and gramming challenge awarded two entries of the challenge Cadence Design Systems the first programming challenge with a “Best Contribution Award”. Each of the two of the International Workshop on Logic and Synthesis awards came with a cash prize of $250. (IWLS). The challenge was to implement logic optimiza- tion algorithms on the industrial EDA database The students Kai-hui Chang and David A. Papa from OpenAccess. The programming challenge was organized the University of Michigan received the award for their and co-chaired by Florian Krohm (IBM) and Christoph contribution “Simulation and Equivalence Checking”. Albrecht (Cadence Berkeley Labs). A committee con- They developed a logic simulation engine which is 100 sisting of Robert Brayton (UC Berkeley), Valavan times faster than the simulator released previously with Manohararajah (Altera) and the co-chairs judged the the OA Gear package. They use their simulator in com- entries by how good the implementations make use of bination with MiniSAT for combinational equivalence the OpenAccess database and the OA Gear infrastruc- checking, and developed a new metric of circuit similarity ture, how well the functionality is architected to allow that can be used in incremental verification and debug- maximum versatility, how the algorithms scale for large ging.
    [Show full text]
  • T.W. Williams Wins EDAA Lifetime Achievement Award Richard
    CEDA Currents T.W. Williams Wins EDAA Lifetime Design, Automation and Test in Europe Conference Achievement Award (DATE). The European Design and Automation Association He has authored several seminal papers related to has awarded the 2007 EDAA Lifetime Achievement test technology and scan design. An IEEE Fellow, Award to Thomas W. Williams for his outstanding Williams has received several awards, including the W. contributions to the state of the art in testability of Wallace McDowell Award from the IEEE Computer electronic circuits, and specifically to full-scan design. Society (which he shared with Ed Eichelberger in This award is given to candidates who have made 1989). In 1997, he was presented the IBM Corporation innovative contributions that have impacted the way Award for Test. electronic systems are designed. Past recipients in- For more information about this award, contact clude Kurt Antreich (2003), Hugo De Man (2004), Bernard Courtois ([email protected]). Jochen Jess (2005), and Robert Brayton (2006). Thomas W. Williams is a Synopsys Fellow and an Richard Newton Passes Away adjunct professor at the University of Calgary, Alberta, EDA pioneer A. Richard Newton, Dean of Engineer- Canada. He has also served at IBM Microelectronics ing at the University of California, Berkeley, passed Division in Boulder, Colorado, as manager of the VLSI away on 2 January 2007. The news came as a shock to Design for Testability Group, which dealt with DFT of the entire community. In a short span, Richard Newton IBM products. Williams has a BS in electrical wore many hats and contributed to the society in so engineering from Clarkson University, an MA in pure many ways as an academic, an entrepreneur, an mathematics from the State University of New York at administrator, but above all as a visionary with Binghamton, and a PhD in electrical engineering from enormous compassion.
    [Show full text]
  • The 40Th Anniversary of Amdahl's
    sscs_NLsummer07 7/13/07 9:20 AM Page 1 SSCSSSSCSSSSCCSS IEEE SOLID-STATE CIRCUITS SOCIETY NEWS Summer 2007 Vol. 12, No. 3 www.ieee.org/sscs-news The 40th Anniversary of Amdahl’s Law sscs_NLsummer07 7/13/07 9:20 AM Page 2 Editor’s Column elcome to self-contained resource with back- Anderson, retired Chairman of the Sum- ground articles (that is, the ‘original National Cash Register. mer, 2007 sources’) and current articles by We also reprint Dr. Amdahl’s orig- W experts who describe the current inal article “Validity of the Single Solid-State Circuits Society News! state of affairs in technology and the Processor Approach to Achieving We are delighted impact of the original papers and/or Large Scale Computing Capabilities” to receive feedback patents. from the Spring Joint Computer from our readers. For Summer, 2007 the theme is Conference, 1967, pp. 483-485. Please refer to the Letters to the Edi- “The 40th Anniversary of Amdahl’s Thank you for taking the time to tor for comments on “The Origins of Law,” and Dr. Amdahl has written a read the SSCS News. We appreci- the Integrated Circuit” (Spring, special Feature Article entitled “Com- ate all of your comments and feed- 2007). This Summer, 2007, issue is puter Architecture and Amdahl’s back! Please send comments to the third of four that SSCS plans to Law.” We are also reprinting a biog- [email protected]. publish annually (one each in Win- raphy of Dr. Amdahl and excerpts ter, Spring, Summer, and Fall). from an interview that he gave in January, 2007, to Dr.
    [Show full text]
  • Python API Reference Manual L-2016.06
    Python API Reference Manual L-2016.06 Copyright and Proprietary Information Notice © 2016 Synopsys, Inc. All rights reserved. This software and documentation contain confidential and proprietary information that is the property of Synopsys, Inc. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Synopsys, Inc., or as expressly provided by the license agreement. Destination Control Statement All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader’s responsibility to determine the applicable regulations and to comply with them. Disclaimer SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Trademarks Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at http://www.synopsys.com/Company/Pages/Trademarks.aspx. All other product or company names may be trademarks of their respective owners. Third-Party Links Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.
    [Show full text]
  • BEYOND the CHIP Cadence Annual Report 2005 at CADENCE, WE ARE FOCUSED on a BROADER SCOPE of SOLUTIONS THAT MEET OUR CUSTOMERS’ END GOALS
    BEYOND THE CHIP Cadence Annual Report 2005 AT CADENCE, WE ARE FOCUSED ON A BROADER SCOPE OF SOLUTIONS THAT MEET OUR CUSTOMERS’ END GOALS. FROM MOBILE PHONES TO Automobiles, WE UNDERSTAND THE GROWING DEMANDS OF THE ELECTRONICS INDUSTRY. AND BY EXCEEDING OUR CUSTOMERS’ EXPECTATIONS WE ARE REDEFINING WHAT IT MEANS TO BE A LEADING electronics DESIGN SOLUTIONS PROVIDER. DEAR FELLOW SHAREHOLDERS: In 2005, we rolled out a comprehensive strategy and plan of action to heighten our focus on enabling our customers’ success and continued growth of our business. I am pleased to report that we executed to plan and were rewarded with excellent financial results. Compared to 2004, our revenue grew 11 percent to $1.3 billion, operating margin improved 2 percentage points to 24 percent, and operating cash flow increased 15 percent to $426 million. Greater customer focus: IC and PCB design are at the core of how these capability to identify market opportunities and to Breadth, depth, and innovation products are developed. Cadence design solutions develop and deliver high-quality, high-performance Cadence® is committed to inventing new ways to enable our customers to take full advantage of and profitable products into the marketplace. enable our customers to achieve breakthrough state-of-the-art semiconductor process technology. To ensure that we stay connected to our customers, results. We use this as the guiding principle of With our move into the verification and manu- we have established a new series of customer- every aspect of our business. Our customers facturability adjacencies, companies increasingly led global user conferences, CDNLive!. design and manufacture incredibly complex inte- rely on us to provide them with solutions that The trend among our customers is to look to fewer grated circuits (ICs) and printed circuit boards predict and verify a design’s functional perform- but more capable strategic solution-providers (PCBs).
    [Show full text]