DOCSLIB.ORG

BEYOND the CHIP Cadence Annual Report 2005 at CADENCE, WE ARE FOCUSED on a BROADER SCOPE of SOLUTIONS THAT MEET OUR CUSTOMERS’ END GOALS

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
BEYOND the CHIP Cadence Annual Report 2005 at CADENCE, WE ARE FOCUSED on a BROADER SCOPE of SOLUTIONS THAT MEET OUR CUSTOMERS’ END GOALS BEYOND THE CHIP Cadence Annual Report 2005 AT CADENCE, WE ARE FOCUSED ON A BROADER SCOPE OF SOLUTIONS THAT MEET OUR CUSTOMERS’ END GOALS. FROM MOBILE PHONES TO Automobiles, WE UNDERSTAND THE GROWING DEMANDS OF THE ELECTRONICS INDUSTRY. AND BY EXCEEDING OUR CUSTOMERS’ EXPECTATIONS WE ARE REDEFINING WHAT IT MEANS TO BE A LEADING electronics DESIGN SOLUTIONS PROVIDER. DEAR FELLOW SHAREHOLDERS: In 2005, we rolled out a comprehensive strategy and plan of action to heighten our focus on enabling our customers’ success and continued growth of our business. I am pleased to report that we executed to plan and were rewarded with excellent financial results. Compared to 2004, our revenue grew 11 percent to $1.3 billion, operating margin improved 2 percentage points to 24 percent, and operating cash flow increased 15 percent to $426 million. Greater customer focus: IC and PCB design are at the core of how these capability to identify market opportunities and to Breadth, depth, and innovation products are developed. Cadence design solutions develop and deliver high-quality, high-performance Cadence® is committed to inventing new ways to enable our customers to take full advantage of and profitable products into the marketplace. enable our customers to achieve breakthrough state-of-the-art semiconductor process technology. To ensure that we stay connected to our customers, results. We use this as the guiding principle of With our move into the verification and manu- we have established a new series of customer- every aspect of our business. Our customers facturability adjacencies, companies increasingly led global user conferences, CDNLive!. design and manufacture incredibly complex inte- rely on us to provide them with solutions that The trend among our customers is to look to fewer grated circuits (ICs) and printed circuit boards predict and verify a design’s functional perform- but more capable strategic solution-providers (PCBs). Their markets are fiercely competitive, ance, and that also increase the manufacturing and to partner with them on complex, high-value leaving no room for missed product introductions, yield of their highest performing ICs. Cadence IC design projects. We believe that Cadence will poor or unpredicted functional performance, integrates all of these capabilities to provide an further benefit from this trend in 2006. Our focus or low manufacturing yield. We engage with end-to-end solution. on achieving greater productivity and efficiency customers at the enterprise level to address their in our research and development operations will product development challenges. During 2005, we introduced Cadence Kits to make our products and capabilities easier for customers continue, fostering innovation hand-in-hand We are the largest and most comprehensive to adopt and use. Kits reduce customers’ time-to- with customer success. provider of Electronic Design Automation (EDA) productivity by combining our solutions with We look to 2006 with optimism. Our leading prod- software, hardware, and services, and the reference designs and methodologies to efficiently uct portfolio, new initiatives such as kits, and an depth and breadth of our technology is unique address typical design challenges encountered enterprise approach to helping customers succeed in our industry. Customers expect Cadence in specific applications. Future kits will also address in their business, provide positive momentum for to provide them with end-to-end, dependable vertical market segments. In 2005, we also our business. I thank our stakeholders — customers, design solutions. began to segment our product lines into tiers that shareholders, and employees — for their support Our solutions bridge verification, digital and align product capability and cost with the size this year, and moving forward through 2006. analog chip design, manufacturability, IC package and complexity of our customers’ designs. We’ll Sincerely, design, and PCB design. These capabilities, plus introduce more kits and complete the product our enterprise approach, allow customers to take line segmentation in 2006. full advantage of our deep relationships within the global semiconductor ecosystem, in order to Efficiency across the company: meet their business and profitability objectives. Operations, consolidation, and leadership Michael J. Fister Improving operational excellence was an impor- President and Chief Executive Officer EDA and beyond: tant element of the 2005 strategy and plan. Verification, design, manufacturing, We functionally aligned product development and Cadence Kits and marketing organizations to increase our Our customers develop products for a variety of effectiveness in defining segment requirements, end markets — consumer electronics, automotive long-term product roadmaps and product devel- electronics, information technology and more. opment programs. We continue to sharpen our Cadence Annual Report 2005 THE NUMBERS Cadence Form 10-K 2005 SELECTED FINANCIAL DATA 2005 2004 2003 (in thousands) Revenue $1,329,192 $1,197,480 $1,119,484 Net income (loss) $49,343 $74,474 ($17,566) Net income (loss) per share, assuming dilution $0.16 $0.25 ($0.07) Cash, cash equivalents, and short-term investments $894,591 $593,008 $418,423 Total assets $3,401,312 $2,989,839 $2,817,902 Stockholders’ equity $1,844,704 $1,699,970 $1,572,281 UNITED STATES SECURITIES AND EXCHANGE COMMISSION Washington, D.C. 20549 FORM 10-K (Mark One) ¥ ANNUAL REPORT PURSUANT TO SECTION 13 OR 15(d) OF THE SECURITIES EXCHANGE ACT OF 1934 For the Ñscal year ended December 31, 2005 OR n TRANSITION REPORT PURSUANT TO SECTION 13 OR 15(d) OF THE SECURITIES EXCHANGE ACT OF 1934 For the transition period from to Commission Ñle number 0-15867 CADENCE DESIGN SYSTEMS, INC. (Exact name of registrant as speciÑed in its charter) Delaware 77-0148231 (State or Other Jurisdiction of (I.R.S. Employer Incorporation or Organization) IdentiÑcation No.) 2655 Seely Avenue, Building 5, San Jose, California 95134 (Address of Principal Executive OÇces, including Zip Code) (408) 943-1234 (Registrant's Telephone Number, including Area Code) Securities registered pursuant to Section 12(b) of the Act: None (Title of Each Class) (Names of Each Exchange on which Registered) Securities registered pursuant to Section 12(g) of the Act: Common Stock, $0.01 par value per share Indicate by check mark if the registrant is a well-known seasoned issuer, as deÑned in Rule 405 of the Securities Act. Yes ¥ No n Indicate by check mark if the registrant is not required to Ñle reports pursuant to Section 13 or Section 15(d) of the Act. Yes n No ¥ Indicate by check mark whether the registrant: (1) has Ñled all reports required to be Ñled by Section 13 or 15(d) of the Securities Exchange Act of 1934 during the preceding 12 months (or for such shorter period that the registrant was required to Ñle such reports), and (2) has been subject to such Ñling requirements for the past 90 days. Yes ¥ No n Indicate by check mark if disclosure of delinquent Ñlers pursuant to Item 405 of Regulation S-K is not contained herein, and will not be contained, to the best of registrant's knowledge, in deÑnitive proxy or information statements incorporated by reference in Part III of this Form 10-K or any amendment to this Form 10-K. n Indicate by check mark whether the registrant is a large accelerated Ñler, an accelerated Ñler, or a non-accelerated Ñler. See deÑnition of ""accelerated Ñler and large accelerated Ñler'' in Rule 12b-2 of the Exchange Act. (check one): Large accelerated Ñler ¥ Accelerated Ñler n Non-accelerated Ñler n Indicate by check mark whether the registrant is a shell company (as deÑned in Rule 12b-2 of the Act). Yes n No ¥ The aggregate market value of the voting and non-voting common equity held by non-aÇliates computed by reference to the price at which the common equity was last sold as of the last business day of the Registrant's most recently completed second Ñscal quarter July 2, 2005 was $3,821,749,525. On February 4, 2006, approximately 283,502,942 shares of the Registrant's Common Stock, $0.01 par value, were outstanding. DOCUMENTS INCORPORATED BY REFERENCE Portions of the deÑnitive proxy statement for the Cadence Design Systems, Inc. 2006 Annual Meeting are incorporated by reference into Part III hereof. CADENCE DESIGN SYSTEMS, INC. 2005 FORM 10-K ANNUAL REPORT Table of Contents Page PART I. Item 1. Business ÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏ 1 Item 1A. Risk FactorsÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏ 10 Item 1B. Unresolved StaÅ Comments ÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏ 22 Item 2. Properties ÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏ 22 Item 3. Legal Proceedings ÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏ 23 Item 4. Submission of Matters to a Vote of Security Holders ÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏ 23 PART II. Item 5. Market for Registrant's Common Equity, Related Stockholder Matters and Issuer Purchases of Equity Securities ÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏ 25 Item 6. Selected Financial Data ÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏ 27 Item 7. Management's Discussion and Analysis of Financial Condition and Results of Operations ÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏ 28 Item 7A. Quantitative and Qualitative Disclosures About Market Risk ÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏ 55 Item 8. Financial Statements and Supplementary DataÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏ 55 Item 9.
Load more

Recommended publications
  • ASIC Design Flow Steps [Makefile Targets] Synthesis Tool Descriptions
    Identity development Research centre identities Institute for Communicating & Collaborative Systems Institute for Computing Systems Architecture Processor Automated Synthesis by iTerative Analysis Project Centre for Intelligent Systems http://groups.inf.ed.ac.uk/pasta/ & their Applications Laboratory for Foundations of Computer Science Institute of Perception, EnCore Processor Design Flow Action and Behaviour Institute for Adaptive & Neural Computation e-Science Institute RTL to Gates Synthesis Informatics Life-Sciences Institute Synthesis Tools ASIC Design Flow Steps [Makefile targets] Synthesis Tool Descriptions Floorplanning Configuration Start RTL-Description RTL Synthesis RTL Description Design Compiler rtl_config config Pre-processing/Compiling of micro-code definitions and of Verilog files. [dc_shell-t] RTL synthesis solution that performs advanced arithmetic optimisation, critical path synthesis, register retiming etc. It enables a developer to optimise a design for timing, IP Libraries area, power and test. RTL-to-Gates synthesis flow takes a RTL HW description and a standard cell Design Rule library as input, and produces a gate-level netlist as output. The resulting gate-level Checking netlist is a completely structural description with only standard cells at the leaves of RTL Vendor Logic Synthesis the design. This step also creates a SAIF (Switching Activity Interchange Format) Database Libraries Design forward-annotation file starting from the top level of the design. RTL to Placed rtl2gates synth GDS II OUT Compiler Power Optimisation & Analysis Gates Synthesis Layout [dc_shell-t] Power vs. Creates floorplan information including core size, placement sites, port locations, Compiler Power Compiler performs both RTL and gate-level power floorplan floorplan Schematic RAM locations, as well as routing and placement obstructions.
    [Show full text]
  • Pycells for an Open Semiconductor Industry
    PROC. OF THE 8th EUR. CONF. ON PYTHON IN SCIENCE (EUROSCIPY 2015) 3 PyCells for an Open Semiconductor Industry Sepideh Alassi∗†, Bertram Winter‡ F Abstract—In the modern semiconductor industry, automatic generation of pa- 2 DEVELOPMENT rameterized and recurring layout structures plays an important role and should be present as a feature in Electronic Design Automation (EDA)-tools. Currently these layout generators are developed with a proprietary programming language OpenAccess [OpenAccess] has been established as standard and can be used with a specific EDA-tool. Therefore, the semiconductor com- for storing design data in the semiconductor industry and panies find the development of the layout generators that can be used in all builds the foundation for interoperability of EDA-tools. Ope- state of the art EDA-tools which support OpenAccess database appealing. The nAccess is a file based database and manages logical design goal of this project is to develop computationally efficient layout generators with Python (PyCells), for ams AG technologies, that possess all the features of data (schematics) as well as artwork data (layout) for manu- comprehensive layout generators. facturing. The reference implementation for accessing design data within the database is written in C++. The company Index Terms—PyCells, Semiconductor, OpenAccess Ciranova (now acquired by Synopsys) developed a Python wrapper [PythonAPI] for the OpenAccess C++ class library with the goal to access and modify design data through 1 INTRODUCTION Python. Additionally, they provide an integrated development The number of companies active in modern semiconductor environment [SynopsysPyCellStudio] that enables interactive business is increasing every day which raises the demand for development and debugging of Python code, while the effects cheaper EDA-tools.
    [Show full text]
  • Cadence Design Systems, Inc
    CADENCE ANNUAL REPORT 2003 FROM BEGINNING TO END, MAKING IT POSSIBLE >> CORPORATE REGIONAL CADENCE DESIGN SYSTEMS, INC. HEADQUARTERS HEADQUARTERS >> CADENCE DESIGN SYSTEMS, INC. ASIA/PACIFIC EUROPE JAPAN 2655 Seely Avenue The Gateway, Tower II Bagshot Road 3-17-6 Shin-Yokohama, San Jose, California 95134 25 Canton Road Bracknell, Berkshire RG12 0PH Kouhoku-ku, Yokohama 408.943.1234 Suites 03–07, 23A United Kingdom Kanagawa 222-0033 www.cadence.com Tsimshatsui, Kowloon Phone: +44.1344.360333 Japan Hong Kong Fax: +44.1344.302837 Phone: +81.45.475.6330 Phone: +852.2377.7111 Fax: +81.45.475.6331 Fax: +852.2377.2802 2003 ANNUAL REPORT AND FORM 10 -K Cadence is the largest supplier of electronic design technologies, methodology services, and design services. Cadence solutions are used to accelerate and manage the design of semiconductors, computer systems, networking and telecommunications equipment, consumer electronics, and a variety of other electronics-based products. With approximately 4,800 employees and 2003 revenues of approximately $1.1 billion, Cadence has sales offices, design centers, and research facilities around the world. The company is headquartered in San Jose, Calif., and traded on the New York Stock Exchange under the symbol CDN. More information about the company, its products, and services is available at www.cadence.com. STOCKHOLDER INFORMATION INDEPENDENT PUBLIC ACCOUNTANTS FORM 10-K INVESTOR RELATIONS KPMG LLP Restated Restated A copy of the Company’s Form 10-K, as filed with For further information on our Company, please SELECTED FINANCIAL DATA 2003 2002 2001 500 East Middlefield Road the Securities and Exchange Commission for the contact Cadence Investor Relations in writing at: Mountain View, CA 94043 year ended January 3, 2004, is available without (In thousands except per share amounts) Cadence Design Systems, Inc.
    [Show full text]
  • The Tides of EDA
    The Tides of EDA Alberto Sangiovanni-Vincentelli University of California at Berkeley Alberto bases this article on remarks from his invited keynote speech at the 40th Design Automation Conference. In that speech, he proposed a bold initiative in electronic design automation, EDATech, of EDA 40 Years which would drive the industry much like SEMATECH propelled semiconductor manufacturing. —Rajesh Gupta, Editor in Chief IT WAS A GREAT HONOR to celebrate the 40th ized by reason—rational analysis that dissects events, anniversary of the Design Automation Conference with a during which people fear novelty and creativity as keynote lecture intended to place in perspective the most jumps into the dark because no analysis can guarantee relevant research results presented at DAC in all these any initiative’s success. Vico identified the age of men years and to identify trends and challenges for the future as the beginning of decay in society. Yet he found that of electronic design automation (EDA). Going through after the decadence of this period, mankind would the DAC proceedings, hunting for relevant papers, was again loop through the three stages, returning to the indeed a formidable task. While doing so, I wanted to find next age of gods. regular patterns that those of us in EDA could use to understand the history of our field and its destiny. Ages of EDA Fishing into my background as a former student of Quite surprisingly, I found that I could identify simi- an Italian classical Lyceum, I found unexpected help lar patterns in the history of EDA. To determine the time from a fellow countryman: Giovan Battista Vico, the first span of the ages of EDA, I used attendance data from philosopher who analyzed history and its patterns from DAC, shown in Figure 1.
    [Show full text]
  • First IEEE Programming Challenge at IWLS Sponsored by CEDA
    JULY 2006 mation about OA Gear visit the OA Gear project page at First IEEE Programming Challenge at http://openedatools.si2.org/oagear/. IWLS sponsored by CEDA With the help of the funds from CEDA six participating Contributed by Christoph Albrecht, Cadence Berkeley Labs, students received a travel grant and could travel to the [email protected] IWLS workshop held June 7 – 9, 2006 in Vail, Colorado. In addition to the travel grants the committee of the pro- IEEE CEDA sponsored together with Synplicity and gramming challenge awarded two entries of the challenge Cadence Design Systems the first programming challenge with a “Best Contribution Award”. Each of the two of the International Workshop on Logic and Synthesis awards came with a cash prize of $250. (IWLS). The challenge was to implement logic optimiza- tion algorithms on the industrial EDA database The students Kai-hui Chang and David A. Papa from OpenAccess. The programming challenge was organized the University of Michigan received the award for their and co-chaired by Florian Krohm (IBM) and Christoph contribution “Simulation and Equivalence Checking”. Albrecht (Cadence Berkeley Labs). A committee con- They developed a logic simulation engine which is 100 sisting of Robert Brayton (UC Berkeley), Valavan times faster than the simulator released previously with Manohararajah (Altera) and the co-chairs judged the the OA Gear package. They use their simulator in com- entries by how good the implementations make use of bination with MiniSAT for combinational equivalence the OpenAccess database and the OA Gear infrastruc- checking, and developed a new metric of circuit similarity ture, how well the functionality is architected to allow that can be used in incremental verification and debug- maximum versatility, how the algorithms scale for large ging.
    [Show full text]
  • T.W. Williams Wins EDAA Lifetime Achievement Award Richard
    CEDA Currents T.W. Williams Wins EDAA Lifetime Design, Automation and Test in Europe Conference Achievement Award (DATE). The European Design and Automation Association He has authored several seminal papers related to has awarded the 2007 EDAA Lifetime Achievement test technology and scan design. An IEEE Fellow, Award to Thomas W. Williams for his outstanding Williams has received several awards, including the W. contributions to the state of the art in testability of Wallace McDowell Award from the IEEE Computer electronic circuits, and specifically to full-scan design. Society (which he shared with Ed Eichelberger in This award is given to candidates who have made 1989). In 1997, he was presented the IBM Corporation innovative contributions that have impacted the way Award for Test. electronic systems are designed. Past recipients in- For more information about this award, contact clude Kurt Antreich (2003), Hugo De Man (2004), Bernard Courtois ([email protected]). Jochen Jess (2005), and Robert Brayton (2006). Thomas W. Williams is a Synopsys Fellow and an Richard Newton Passes Away adjunct professor at the University of Calgary, Alberta, EDA pioneer A. Richard Newton, Dean of Engineer- Canada. He has also served at IBM Microelectronics ing at the University of California, Berkeley, passed Division in Boulder, Colorado, as manager of the VLSI away on 2 January 2007. The news came as a shock to Design for Testability Group, which dealt with DFT of the entire community. In a short span, Richard Newton IBM products. Williams has a BS in electrical wore many hats and contributed to the society in so engineering from Clarkson University, an MA in pure many ways as an academic, an entrepreneur, an mathematics from the State University of New York at administrator, but above all as a visionary with Binghamton, and a PhD in electrical engineering from enormous compassion.
    [Show full text]
  • The 40Th Anniversary of Amdahl's
    sscs_NLsummer07 7/13/07 9:20 AM Page 1 SSCSSSSCSSSSCCSS IEEE SOLID-STATE CIRCUITS SOCIETY NEWS Summer 2007 Vol. 12, No. 3 www.ieee.org/sscs-news The 40th Anniversary of Amdahl’s Law sscs_NLsummer07 7/13/07 9:20 AM Page 2 Editor’s Column elcome to self-contained resource with back- Anderson, retired Chairman of the Sum- ground articles (that is, the ‘original National Cash Register. mer, 2007 sources’) and current articles by We also reprint Dr. Amdahl’s orig- W experts who describe the current inal article “Validity of the Single Solid-State Circuits Society News! state of affairs in technology and the Processor Approach to Achieving We are delighted impact of the original papers and/or Large Scale Computing Capabilities” to receive feedback patents. from the Spring Joint Computer from our readers. For Summer, 2007 the theme is Conference, 1967, pp. 483-485. Please refer to the Letters to the Edi- “The 40th Anniversary of Amdahl’s Thank you for taking the time to tor for comments on “The Origins of Law,” and Dr. Amdahl has written a read the SSCS News. We appreci- the Integrated Circuit” (Spring, special Feature Article entitled “Com- ate all of your comments and feed- 2007). This Summer, 2007, issue is puter Architecture and Amdahl’s back! Please send comments to the third of four that SSCS plans to Law.” We are also reprinting a biog- [email protected]. publish annually (one each in Win- raphy of Dr. Amdahl and excerpts ter, Spring, Summer, and Fall). from an interview that he gave in January, 2007, to Dr.
    [Show full text]
  • Python API Reference Manual L-2016.06
    Python API Reference Manual L-2016.06 Copyright and Proprietary Information Notice © 2016 Synopsys, Inc. All rights reserved. This software and documentation contain confidential and proprietary information that is the property of Synopsys, Inc. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Synopsys, Inc., or as expressly provided by the license agreement. Destination Control Statement All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader’s responsibility to determine the applicable regulations and to comply with them. Disclaimer SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Trademarks Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at http://www.synopsys.com/Company/Pages/Trademarks.aspx. All other product or company names may be trademarks of their respective owners. Third-Party Links Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.
    [Show full text]