Ethernet for the ATLAS Second Level Trigger
Total Page:16
File Type:pdf, Size:1020Kb
Ethernet for the ATLAS Second Level Trigger by Franklin Saka Royal Holloway College, Physics Department University of London 2001 Thesis submitted in accordance with the requirements of the University of London for the degree of Doctor of Philosophy Abstract In preparation for building the ATLAS second level trigger, various networks and protocols are being investigated. Advancement in Ethernet LAN technology has seen the speed increase from 10 Mbit/s to 100 Mbit/s and 1 Gigabit/s. There are organisations looking at taking Ethernet speeds even higher to 10 Gigabit/s. The price of 100 Mbit/s Ethernet has fallen rapidly since its introduction. Gigabit Ethernet prices are also following the same pattern as products are taken up by customers wishing to stay with the Ethernet technology but requiring higher speeds to run the latest applications. The price/performance/longevity and universality features of Ethernet has made it an interesting technology for the ATLAS second level trigger network. The aim of this work is to assess the technology in the context of the ATLAS trigger and data acquisition system. We investigate the technology and its implications. We assess the performance of contemporary, commodity, off-the-shelf Ethernet switches/networks and interconnects. The results of the performance analysis are used to build switch models such that large ATLAS-like networks can be simulated and studied. Finally, we then look at the feasibility and prospect for Ethernet in the ATLAS second level trigger based on current products and estimates of the state of the technology in 2005, when ATLAS is scheduled to come on line. 2 Acknowledgements I would like to thank my supervisors, John Strong and Bob Dobinson for the opportunity to carry out the work presented in this thesis, for their guidance and advice. I would also like to thank the members of the ATLAS community, Marcel Boosten, Krzysztof Korcyl, Stefan Haas, David Thornley, Roger Heely, Marc Dobson, Brian Martin and other past and present members of Bob Dobinson’s group at CERN with whom I was lucky enough to work. I am also grateful to: PPARC for funding this PhD; my industrial sponsors SGS-Thompson, in particular those I worked with (Gajinder Panesar and Neil Richards) for their help and friendship; CERN and the ESPRIT projects ARCHES (project no. 20693) and SWIFT. I would like express my appreciation to: Antonia Dura “bueno paella” Martinez who was there through the sleepless nights (Gracias por haber tenido paciencia); to Celestino “Celestial Casanova” Canosa, we did it Tino! Thanks also to Stefano “Teti” Caruso, Gabriela Susana “Chia- pas chica” Garcia, Teresa “belle potosina” Segovia, Micheal “you guys” Pragassen, Uma “Bala... umski” Shanker, and Roy “jock strap” Gomez and all my other dear friends for making the journey more interesting. Finally, to Ophelia, Sheila, Kelvin, Adil and the rest of my family, thank you for your contin- ued encouragements and support. To David, Maxwell, Rachel and Natalie, I hope you will achieve an equivalent and more in the years to come. This one is dedicated to my mother Evelyn who saw it all from the start. Cheers mum. 3 4 Contents 1 Introduction 11 1.1 Physics background . 12 1.2 The ATLAS Trigger/DAQ system . 12 1.3 The level-2 trigger . 15 1.4 Thesis Aim . 16 1.5 Thesis Outline . 16 1.6 Context . 17 1.7 Contribution . 17 2 Requirements for the ATLAS second level trigger 19 2.1 General Requirements . 20 3 A Review of the Ethernet technology 25 3.1 Introduction . 26 3.2 History of Ethernet . 26 3.3 The Ethernet technology . 27 3.3.1 Relation to OSI reference model . 28 3.3.2 Frame format . 29 3.3.3 Broadcast and multicast . 31 3.3.4 The CSMA/CD protocol . 31 3.3.5 Full and Half duplex . 32 3.3.6 Flow control . 32 3.3.7 Current transmission rates . 33 3.4 Connecting multiple Ethernet segments . 34 3.4.1 Routers . 34 5 3.4.2 Repeaters and hubs . 35 3.4.3 Switches and bridges . 35 3.5 The Ethernet switch Standards . 36 3.5.1 The Bridge Standard . 36 3.5.2 Virtual LANs (VLANs) . 37 3.5.3 Quality of service (QoS) . 38 3.5.4 Trunking . 39 3.5.5 Higher layer switching . 39 3.5.6 Switch management . 39 3.6 Reasons for Ethernet . 40 3.7 Conclusion . 41 4 Network interfacing Performance issues 43 4.1 Introduction . 44 4.2 The measurement setup . 45 4.3 The comms 1 measurement procedures . 46 4.4 TCP/IP protocol . 47 4.4.1 A brief introduction to TCP/IP . 47 4.4.2 Results with the default setup using Fast Ethernet . 50 4.4.3 Delayed acknowledgement disabled . 55 4.4.4 Nagle algorithm and delayed acknowledgement disabled . 55 4.4.5 A parameterised model of TCP/IP comms 1 communication . 56 4.4.6 Effects of the socket size on the end-to-end latency . 61 4.4.7 Results of CPU usage of comms 1 with TCP . 62 4.4.8 Raw Ethernet . 66 4.4.9 A parameterised model of the CPU load . 67 4.4.10 Conclusions for ATLAS . 67 4.4.11 Gigabit Ethernet compared with Fast Ethernet . 68 4.4.12 Effects of the processor speed . 71 4.5 TCP/IP and ATLAS . 72 4.5.1 Decision Latency . 72 4.5.2 Request-response rate and CPU load . 73 4.5.3 Conclusion for ATLAS . 75 6 4.6 MESH . 76 4.6.1 MESH comms 1 performance . 76 4.6.2 Scalability in MESH . 79 4.7 Conclusion . 81 4.8 Further work . 81 5 Ethernet Network topologies and possible enhancements for ATLAS 83 5.1 Introduction . 84 5.2 Scalable networks with standard Ethernet . 84 5.3 Constructing arbitrary network architectures with Ethernet . 87 5.3.1 The Spanning Tree Algorithm . 87 5.3.2 Learning and the Forwarding table . 88 5.3.3 Broadcast and Multicast for arbitrary networks . 89 5.3.4 Path Redundancy . 92 5.4 Outlook . 93 5.5 Conclusions . 94 6 The Ethernet testbed measurement software and clock synchronisation 97 6.1 Introduction . 98 6.2 Goals . 98 6.2.1 An example measurement . 99 6.3 Design decisions . 100 6.3.1 Testbed setup . 100 6.3.2 The Traffic Generator program . 101 6.3.3 The usage of MESH in the ETB software . 101 6.4 synchronising PC clocks . 104 6.4.1 Method . 104 6.4.2 Factors affecting synchronisation accuracy . 105 6.4.3 Clock drift and skew . 106 6.4.4 Temperature dependency on the synchronisation . 109 6.4.5 Integrating clock synchronisation and measurements . 110 6.4.6 Conditions for best synchronisation . 110 6.4.7 Summary of clock accuracy . 112 7 6.5 Measurements procedure . 114 6.5.1 Configuration files . 114 6.5.2 The transmitter and receiver . 117 6.6 Considerations in using ETB . 122 6.7 Possible improvements . 123 6.8 Strengths and limitations of ETB . 123 6.9 Commercial testers . 124 6.10 Price Comparison . 125 6.11 Conclusions . 126 7 Analysis of testbed measurements 127 7.1 Introduction . 128 7.2 Contemporary Ethernet switch architectures . 128 7.2.1 Operating modes . 129 7.2.2 Switching Fabrics . ..