DOCSLIB.ORG

BCM84833 Dual 10GBASE-T Transceiver

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
BCM84833 Dual 10GBASE-T Transceiver Broadcom BCM84833 Dual 10GBASE-T Transceiver TWO-PORT 10GBASE-T TRANSCEIVER Overview Features The Broadcom® BCM84833 is a complete dual • Highly integrated two-port 10GBASE-T Ether- 100BASE-TX, 1000BASE-T, and 10GBASE-T solution net transceiver. operating at 100m over CAT6a UTP cable. It is • Supports multiple speeds: 100BASE-TX and based on highly advanced digital signal processor- 1000BASE-T based architecture to allow robust operation over • XAUI™, XFI, and SGMII MAC interface options worst case UTP cables. The BCM84833 is a highly • Compliant with IEEE 802.3™, IEEE 802.3an, integrated solution combining enhanced analog IEEE 802.3ab, IEEE 802.3u, and IEEE 802.3az Highlights front ends with digital adaptive equalizers, ADCs, standards. • The BCM84833 is a new mem- phase-locked loops, line drivers, LDPC encoders ber of the Broadcom 40 nm and decoders, echo cancellers, crosstalk cancellers, • AutogrEEEn® permits legacy MACs to enjoy 10GBASE-T PHY family. and all required support circuitry. the power savings of EEE in periods of reduced • Devices based on the 40 nm pro- link utilization. cess offer an excellent long-term Summary of Benefits • Synchronous Ethernet support cost curve, enabling better cost • Low electromagnetic interference (EMI) emis- reduction over time compared • Simplifies system and board design: sions to legacy technologies. – Reduces PCB space • Line-side XAUI enables dual-media applica- • EEE provides significant power – Lowers system bill of materials (BOM) tions reduction with AutogrEEEn delivering EEE for legacy MACs. • IEEE standard device interoperability: 100 • Cable plant diagnostics Mbps, 1000 Mbps, and 10 Gbps. • Optimized to enable switch, con- • IEEE standard 1588-2008 (version 2) support • Compatible with standard Ethernet MACs. troller, and other general 10- • Detection and correction of pair swaps (MDI Gigabit Ethernet (GbE) connec- • Cuts design constraints to meet EMI standards. crossover), pair skew, and pair polarity. tivity applications. • Cable diagnostics identifies cable plant condi- • Support for jumbo packets up to 18 KB. • Simplified systems design with tion to immediately trace cabling issues. • Super-Isolate mode to completely disable only two supplies and with no • Operates with larger packets for increased- external MDI components. selected port. scale packet protocol support and efficiency. • Broadcom enhanced cable diag- • IEEE 1149.1 (JTAG) boundary scan nostics estimates cable length • Extensive selection of both line and network and detects cable or termination side loopbacks. anomalies. • 576-pin FBGA 25 mm x 25 mm package • IEEE 1588 Precision Time Proto- col (PTP) provides precise and accurate synchronization of nodes in the network. BCM84833 XFI or XAUI MDI Transformer RJ-45 Service MAC Provider Controller OTN/PTN or BCM84833 Switch XFI or XAUI MDI Transformer RJ-45 Data Centers Enterprise Supported Best Choice BCM84833 [Port 1] SYNC_IN0 IEEE 1588/SynchE SYNC_IN1_OUT INTERR_MLC FrameFrame LDPCLDPC 4D4D DSQ DSQ 4D Pre-H 4D4D DAC DAC RD[1] + XFI ScrambleScramble EncodeEncode 128 Map DecodeDecode TD[1] + XAUI XFI/ XAUI ™ /SGMII /SGMII SGMII MAC 4D4D Clock Clock MAC TRD[1][0:3] Interface MatrixMatrix RecoveryRecovery Interface XtalkXtalk XAUI_M CancellerCanceller Deframe 4D4D DSQ DSQ XAUI_L Deframe and LDPCLDPC andand and 128128 Soft Soft Descramble DecodeDecode EqualizerEqualizer 4D4D ADC ADC DecisionsDecisions BCM84833 [Port 2] MDC MDIOMDIO LEDLED Management MII Registers 10 LEDs Interface ControllerController MDIO Interface SI SCK Clock + XTALN SPISPI Generator CSb + XTALP SO Shared Functions BCM84833 Block Diagram for Each Port Each BCM84833 port contains one XFI and full-featured dual-media 10GBASE-T tor LED provides instant notification of interface to connect to the MAC side and ports in switching applications. any problems with the wiring plant oper- two XAUI ports. One interface connects The 40 nm process offers the best perfor- ating at the desired speed. These prob- to the MAC side, with the other available mance, lowest cost, and lowest power for lems include physical wiring defects that on the line side to support dual-media 10-Gigabit copper applications and the BCM84833 cannot automatically cor- applications. This dual-port enables cus- enables a highly integrated solution. rect and channel conditions such as tomers to design dual-port PCIe™ NICs excessive cable length and return loss, The BCM84833 incorporates various crosstalk, echo, and noise. advanced features. A link quality indica- Ordering Information Part Number 576-pin FBGA (RoHS-compliant) BCM84833B1KFEBG About Broadcom Broadcom Corporation is a major technology These solutions support our core mission: A FORTUNE 500® company, Broadcom is innovator and global leader in Connecting everything®. headquartered in Irvine, Calif., and has offices semiconductors for wired and wireless Broadcom, one of the world's largest fabless and research facilities in North America, Asia communications. Broadcom® products communications semiconductor companies, and Europe. Broadcom may be contacted at enable the delivery of voice, video, data and with 2010 revenue of $6.82 billion, holds +1.949.926.5000 or at www.broadcom.com. multimedia to and throughout the home, the more than 4,800 U.S. and 2,000 foreign office and the mobile environment. We patents, and has more than 7,800 additional provide the industry's broadest portfolio of pending patent applications, and one of the state-of-the-art system-on-a-chip and broadest intellectual property portfolios software solutions to manufacturers of addressing both wired and wireless computing and networking equipment, transmission of voice, video, data and digital entertainment and broadband access multimedia. products, and mobile devices. Broadcom, the pulse logo, Connecting everything, the Connecting everything logo, and AutogrEEEn™ are among the trademarks of Broadcom Corporation and/or its affiliates in the United States, certain other countries and/or the EU. Any other trademarks or trade names mentioned are the property of their respective owners. May 24, 2011 • 84833-PB02-R.
Load more

Recommended publications
  • Design of a High Speed XAUI Based on Dynamic Reconfigurable
    International Journal of Soft Computing And Software Engineering (JSCSE) e-ISSN: 2251-7545 Vol.2,o.9, 2012 DOI: 10.7321/jscse.v2.n9.4 Published online: Sep 25, 2012 Design of a High Speed XAUI Based on Dynamic Reconfigurable Transceiver IP Core * 1Haipeng Zhang, 1Lingjun Kong, 2Xiuju Huang, 3Mengmeng Cao 1 .School of Electronics & Information, Hangzhou Dianzi University, Hangzhou, China, 310018 2. UTSTARCOM Co. Ltd. Hangzhou, China, 310052 3. North China Electric Power University, Department of electronics and Communication Engineering, Baoding, China, 071003 Email:1 [email protected],2 [email protected],3 [email protected] Abstract. By using the dynamic reconfigurable transceiver in high speed interface design, designer can solve critical technology problems such as ensuring signal integrity conveniently, with lower error binary rate. In this paper, we designed a high speed XAUI (10Gbps Ethernet Attachment Unit Interface) to transparently extend the physical reach of the XGMII. The following points are focused: (1) IP (Intellectual Property) core usage. Altera Co. offers two transceiver IP cores in Quartus II MegaWizard Plug-In Manager for XAUI design which is featured of dynamic reconfiguration performance, that is, ALTGX_RECOFIG instance and ALTGX instance, we can get various groups by changing settings of the devices without power off. These two blocks can accomplish function of PCS (Physical Coding Sub-layer) and PMA (Physical Medium Attachment), however, with higher efficiency and reliability. (2) 1+1 protection. In our design, two ALTGX IP cores are used to work in parallel, which named XAUI0 and XAUI1. The former works as the main channel while the latter redundant channel.
    [Show full text]
  • Ipug68 01.3 Lattice Semiconductor XAUI IP Core User’S Guide
    ispLever TM CORECORE XAUI IP Core User’s Guide November 2009 ipug68_01.3 Lattice Semiconductor XAUI IP Core User’s Guide Introduction The 10Gb Ethernet Attachment Unit Interface (XAUI) IP Core User’s Guide for the LatticeECP2M™ and LatticeECP3™ FPGAs provides a solution for bridging between XAUI and 10-Gigabit Media Independent Interface (XGMII) devices. This user’s guide implements 10Gb Ethernet Extended Sublayer (XGXS) capabilities in soft logic that together with PCS and SERDES functions implemented in the FGPA provides a complete XAUI-to-XGMII solu- tion. The XAUI IP core package comes with the following documentation and files: • Protected netlist/database • Behavioral RTL simulation model • Source files for instantiating and evaluating the core The XAUI IP core supports Lattice’s IP hardware evaluation capability, which makes it possible to create versions of the IP core that operate in hardware for a limited period of time (approximately four hours) without requiring the pur- chase on an IP license. It may also be used to evaluate the core in hardware in user-defined designs. Details for using the hardware evaluation capability are described in the Hardware Evaluation section of this document. Features • XAUI compliant functionality supported by embedded SERDES PCS functionality implemented in the LatticeECP2M and LatticeECP3, including four channels of 3.125 Gbps serializer/deserializer with 8b10b encod- ing/decoding. • Complete 10Gb Ethernet Extended Sublayer (XGXS) solution based on LatticeECP2M and LatticeECP3 FPGA. • Soft IP targeted to the FPGA implements XGXS functionality conforming to IEEE 802.3ae-2002, including: – 10 GbE Media Independent Interface (XGMII). – Optional Slip buffers for clock domain transfer to/from the XGMII interface.
    [Show full text]
  • Insert Paper Title Here
    RADIATION-TOLERANT SYSTEM-ON-CHIP (SOC) WITH DETERMINISTIC ETHERNET SWITCHING FOR SCALABLE MODULAR LAUNCHER AVIONICS Christian Fidi, Ivan Masar, Jean-Francois Dufour, Mirko Jakovljevic, TTTech Computertechnik AG, Vienna, Austria for long duration manned missions that cannot be Keywords supported or resupplied from earth. Next-Gen Launcher Avionics, Integrated Modular Furthermore, increasing levels of integration and Architectures, Mixed Criticality Systems, SoC, Cyber- IMA capabilities allows the optimization of a set of Physical Systems, SAE AS6802, AFDX, TTEthernet functions, and new considerations on system architecture. Abstract Space Industry and COTS In space applications with very demanding Space industry is a low-volume industry which environment for electronic components, dedicated devices requires costly high-integrity components designed for are needed to ensure the required reliability and special space environments and operation time of over 20 availability for different mission profiles. Therefore, a years. To reduce system costs, open software platform dedicated reconfigurable radiation-tolerant SoC (System- standards and COTS components are considered in On-Chip) with integrated computing and Ethernet different programs. switching supports the design of future modular As an example, since the Constellation program, architectures. This work presents the motivation for its NASA’s strategy for the design of future spacecraft introduction and describes key SoC properties and architectures (including launchers, landers, etc.) has advances in high performance networking and heavily prioritized the use of COTS technologies for the semiconductor technology for scalable next-generation purpose of reducing cost, minimizing the required amount space avionics systems. of additional development, and removing the schedule risk associated with the creation of custom hardware.
    [Show full text]
  • Synchronous Ethernet Solutions with Altera Fpgas and Silicon Labs Jitter-Attenuating Plls
    Synchronous Ethernet Solutions with Altera FPGAs and Silicon Labs Jitter-Attenuating PLLs Hoss Rahbar, Product Marketing Manager, Altera Han Hua Leong, Design Engineer, IP and Device Software Engineering, Altera Bill Simcoe, Marketing Manager, Silicon Labs WP-01257-1.0 White Paper Introduction Synchronous clock signals are required for proper operation of voice communications, cellular wireless networks, passive optical networks (PONs), and a variety of other time-critical networking applications. Traditional time division multiplexed (TDM) telecom equipment—to support standards like Synchonous Optical Networking (SONET) and Synchronous Digital Hierarchy (SDH)—operate with synchronized clock signals. Nodes in these networks are synchronized to a primary reference clock (PRC) or primary reference source (PRS) with long-term frequency accuracy better than 1 part in 1011. The PRS/PRC clocks in TDM networks are provided by highly accurate and stable atomic clocks, or signals from the global positioning system (GPS). The clocks are then distributed to all the nodes in the network over the same connections that transport clients’ voice and data. The network nodes then synchronize their locally generated clocks to the PRS/PRC clock. Ethernet has become the network interface of choice in enterprise, metro, and some core networks. Ethernet networks can be used to transport voice, data, and video at high data rates for substantially lower equipment and service costs than traditional networks. Large capital savings can be realized by using Ethernet for synchronizing network nodes instead of using a more expensive specialized synchronous network. The IEEE 802.3 Ethernet standard is not specified to accurately transfer a clock from the transmitter to the receiver.
    [Show full text]
  • IEEE Std 802.3™-2012 New York, NY 10016-5997 (Revision of USA IEEE Std 802.3-2008)
    IEEE Standard for Ethernet IEEE Computer Society Sponsored by the LAN/MAN Standards Committee IEEE 3 Park Avenue IEEE Std 802.3™-2012 New York, NY 10016-5997 (Revision of USA IEEE Std 802.3-2008) 28 December 2012 IEEE Std 802.3™-2012 (Revision of IEEE Std 802.3-2008) IEEE Standard for Ethernet Sponsor LAN/MAN Standards Committee of the IEEE Computer Society Approved 30 August 2012 IEEE-SA Standard Board Abstract: Ethernet local area network operation is specified for selected speeds of operation from 1 Mb/s to 100 Gb/s using a common media access control (MAC) specification and management information base (MIB). The Carrier Sense Multiple Access with Collision Detection (CSMA/CD) MAC protocol specifies shared medium (half duplex) operation, as well as full duplex operation. Speed specific Media Independent Interfaces (MIIs) allow use of selected Physical Layer devices (PHY) for operation over coaxial, twisted-pair or fiber optic cables. System considerations for multisegment shared access networks describe the use of Repeaters that are defined for operational speeds up to 1000 Mb/s. Local Area Network (LAN) operation is supported at all speeds. Other specified capabilities include various PHY types for access networks, PHYs suitable for metropolitan area network applications, and the provision of power over selected twisted-pair PHY types. Keywords: 10BASE; 100BASE; 1000BASE; 10GBASE; 40GBASE; 100GBASE; 10 Gigabit Ethernet; 40 Gigabit Ethernet; 100 Gigabit Ethernet; attachment unit interface; AUI; Auto Negotiation; Backplane Ethernet; data processing; DTE Power via the MDI; EPON; Ethernet; Ethernet in the First Mile; Ethernet passive optical network; Fast Ethernet; Gigabit Ethernet; GMII; information exchange; IEEE 802.3; local area network; management; medium dependent interface; media independent interface; MDI; MIB; MII; PHY; physical coding sublayer; Physical Layer; physical medium attachment; PMA; Power over Ethernet; repeater; type field; VLAN TAG; XGMII The Institute of Electrical and Electronics Engineers, Inc.
    [Show full text]
  • 1 Reference 10Gbe Implementation • XAUI/XGXS and XGMII Are Both
    Reference 10GbE Implementation Device A includes XGMII + XAUI , Device B includes XGMII Device PHY XGMII XAUI MDI A TXC X TXD P P P G MAC RS 36 XGXS C M M X RXC S A D S RXD 36 Transceiver Modules Initial 10 GbE Form Factor: Device PHY XGMII Daughter Card B TXC TXD P P P Medium MAC RS 36 C M M RXC S A D RXD 36 MDI • XAUI/XGXS and XGMII are both optional physical instantiations of the PCS Service Interface. • An Ethernet device implementation may contain either, neither, both, or multiple instances of either XAUI/XGXS and XGMII. • For purposes of data and code transport, Device A represents the case of either XAUI/XGXS + XGMII or XAUI alone since the XGMII does not perform code translation. • For purposes of data and code transport, Device B represents the case of either XGMII alone, neither XAUI/XGXS nor XGMII, or XAUI/XGXS with XGMII on both sides since the XGMII does not perform code translation. • It is assumed that the Reconciliation Sublayer is required to transport the following data and control information: • Start of Packet /S/ • Data /d/ • End of Packet /T/ • Idle /I/ • Error /E/ • Remote Fault /RF/ (used in Fast/Gigabit Ethernet) • Break Link /BL/ (used in Fast/Gigabit Ethernet) • Other /O/ (reserved or for other standards, OAM&P, etc.) 1 Serial PHY, 64B/66B PCS, XGXS never forwards /A/K/R/ /S/d/T/I/E/ /S/d/T/E/ /S/d/T/E/ /RF/BL/O/ /S/d/T/I/E/ /A/K/R/ /A/K/R/ /S/d/T/I/E/ /S/d/T/I/E/ /RF/BL/O/ /RF/BL/O/ /RF/BL/O/ /RF/BL/O/ /RF/BL/O/ Device PHY XGMII XAUI MDI A TXC X TXD P P P G MAC RS 36 XGXS C M M X RXC S A D S RXD 36 Device PHY XGMII B TXC TXD P P P Medium MAC RS 36 C M M RXC S A D RXD 36 MDI /S/d/T/I/E/ /S/d/T/I/E/ /S/d/T/I/E/ /RF/BL/O/ /RF/BL/O/ /RF/BL/O/ Device A to Device B data and control transport • XGXS adjacent to Device A XGMII translates Idle /I/ to XAUI Idle /A/K/R/.
    [Show full text]
  • Preparing Your Network for Synchronous Ethernet
    APPLICATION BRIEF Preparing Your Network for Synchronous Ethernet As service providers transition to Ethernet of services, this network architecture 5 Easy Steps to SyncE based networks to support IP services, will evolve to native Ethernet. The main • Update existing network they must ensure the synchronization challenge, however, is that from a network synchronization plans to include SyncE distribution chain is maintained synchronization perspective native Ethernet • Assure that synchronization throughout the network. Without effective is not backward compatible with SONET/ infrastructure equipment supports SyncE ESMC (SSM) requirements and synchronization, real time applications SDH. SyncE solves this problem by allowing provides PRS traceability will at best suffer from degradation and at the Ethernet to be synchronized at the • Assure the new SyncE elements worst fail completely — giving a quality of physical layer using the same oscillator are equipped with redundant synchronization reference ports (G.703, experience far from consumer or service specifications as SDH/SONET. Using SyncE and/or J.211) provider expectations. as a replacement path for SONET/SDH • Conduct a sync audit allows operators to upgrade their network • Prepare for time distribution Synchronous Ethernet (SyncE) is one link by link without the need for a fork-lift requirements technology that provides frequency upgrade for the SSU clock distribution synchronization at the same level of SyncE Benefits elements. quality as existing SONET /SDH networks. • Assured high customer QoE while It enables operators to migrate to packet How SyncE Works migrating from SONET/SDH to Carrier Ethernet networking while retaining backward SyncE, specified by ITU standards • Synchronize Ethernet nodes at the compatibility with existing clock distribution G.8261-G.8263, builds on the existing same performance level as SONET/ SDH architectures.
    [Show full text]
  • Latticesc/M Broadcom XAUI/Higig 10 Gbps Lattice Semiconductor Physical Layer Interoperability Over CX-4
    LatticeSC/M Broadcom® XAUI/HiGig™ 10 Gbps Physical Layer Interoperability Over CX-4 August 2007 Technical Note TN1155 Introduction This technical note describes a physical layer 10-Gigabit Ethernet and HiGig (10 Gbps) interoperability test between a LatticeSC/M device and the Broadcom BCM56800 network switch. The test was limited to the physical layer (up to XGMII) of the 10-Gigabit Ethernet protocol stack. Specifically, the document discusses the following topics: • Overview of LatticeSC™ and LatticeSCM™ devices and Broadcom BCM56800 network switch • Physical layer interoperability setup and results Two significant aspects of the interoperability test need to be highlighted: • The BCM56800 uses a CX-4 HiGig port, whereas the LatticeSC Communications Platform Evaluation Board provides an SMA connector. A CX-4 to SMA conversion board was used as a physical medium interface to cre- ate a physical link between both boards. The SMA side of the CX-4 to SMA conversion board has four differential TX/RX channels (10 Gbps bandwidth total). All four SMA channels (Quad 360) were connected to the LatticeSC side. • The physical layer interoperability ran at a 10-Gbps data rate (12.5-Gbps aggregated rate). XAUI Interoperability XAUI is a high-speed interconnect that offers reduced pin count and the ability to drive up to 20” of PCB trace on standard FR-4 material. In order to connect a 10-Gigabit Ethernet MAC to an off-chip PHY device, an XGMII inter- face is used. The XGMII is a low-speed parallel interface for short range (approximately 2”) interconnects. XAUI interoperability is based on the 10-Gigabit Ethernet standard (IEEE Standard 802.3ae-2002).
    [Show full text]
  • Synce Explained
    WHITEPAPER Joan d’Austria, 112 - Barcelona - SP - 08018 Chalfont St Peter - Bucks - UK - SL9 9TR www.albedotelecom.com Synchronous Ethernet explained 1. FROM ASYNCHRONOUS TO SYNCHRONOUS ETHERNET Synchronous Ethernet is an ITU-T standard that provides mechanisms to trans- fer frequency over the Ethernet physical layer, which can then be made trace- able to an external source such as a network clock. On this case Ethernet links are part of the synchronization network (see Figure 2). The proposal to specify the transport of a reference clock over Ethernet links was brought by operators to ITU-T Study Group 15 in September 2004. The aim of Synchronous Ethernet is to avoid changes to the existing IEEE Ethernet, but to extend to work as a proper synchronous network. On many respects the evolution to a synchronous Ethernet network is equiva- lent to the one that occurred from PDH/T-Carrier to SDH/SONET and the causes are similar. The higher bit rates are the most important is to keep transmission synchronized by a unified clock in order to keep clock fluctuations and offsets under control as they are a main cause of errors a poor QoS. Despite being an IEEE standard, Ethernet architecture has been described in ITU-T G.8010 as a network made up of an ETH layer and a ETY layer. Written in simple terms, the ETY layer corresponds the physical layer as defined in IEEE 802.3, while the ETH layer represents the pure packet layer. Ethernet MAC Figure 1 ALBEDO Ether.Sync is a field tester for Synchronous Ethernet equipped with all the features to deploy SyncE infrastructures, Precision Time Protocol (PTP / IEEE 1588v2) and Gigabit Ethernet supporting legacy while new test such as eSAM Y.1564 All rights reserved.
    [Show full text]
  • XAUI V12.3 Logicore IP Product Guide (PG053)
    XAUI v12.3 LogiCOREDiscontinued IP Product Guide Vivado Design Suite PG053 December 5, 2018 NOTICE: This is the last release of this IP solution. While supported for Vivado® Design Suite 2018.3, this core will not be supported in the future releases. For more information, see AR 71454. IP Table of Contents IP Facts ChapterDiscontinued 1: Overview Additional Features . 6 About the Core. 6 Recommended Design Experience . 7 Applications . 7 Licensing and Ordering . 8 Feedback. 8 Chapter 2: Product Specification Standards Compliance . 10 Performance. 10 Resource Utilization. 11 Verification. 11 Port Descriptions . 12 Register Space . 30 Chapter 3: Designing with the Core General Design Guidelines . 63 Shared Logic . 64 Clocking: UltraScale Architecture . 65 Clocking: Zynq-7000, Virtex-7, Artix-7, and Kintex-7 Devices. .IP . 70 Multiple Core Instances. 77 Reset Circuits . 77 Receiver Termination: Virtex-7 and Kintex-7 FPGAs . 77 Transmit Skew . 77 Data Interface: Internal XGMII Interfaces . 78 Interfacing to the Transmit Client Interface. 79 Interfacing to the Receive Client Interface. 80 Configuration and Status Interfaces . 81 MDIO Interface. 81 Configuration and Status Vectors . 85 Debug Port . 87 XAUI v12.3 Product Guide Send Feedback 2 PG053 December 5, 2018 www.xilinx.com Chapter 4: Design Flow Steps Customizing and Generating the Core . 88 Output Generation. 92 Constraining the Core . 93 Simulation . 95 Synthesis and Implementation . 95 Chapter 5: Example Design ChapterDiscontinued 6: Test Bench Appendix A: Verification and Interoperability Simulation . 102 Hardware Testing. 102 Appendix B: Upgrading Device Migration . 103 Migrating to the Vivado Design Suite. 103 Upgrading in the Vivado Design Suite . 103 Appendix C: Debugging Designs Finding Help on xilinx.com .
    [Show full text]
  • AN 249: Implementing 10 Gigabit Ethernet XAUI in Stratix GX Devices
    Implementing 10 Gigabit Ethernet XAUI in Stratix GX Devices November 2002, ver. 1.0 Application Note 249 Introduction A main system bottleneck in high-speed communications equipment is data transmission from chip-to-chip and over backplanes. StratixTM GX devices help remedy the problem by supporting 3.125-gigabit per second (Gbps) channels and integrating advanced functionality into the device’s logic array. Versatile Stratix GX transceiver blocks support many emerging industry protocols that require high-speed differential I/O with clock data recovery (CDR) (e.g., 10 Gigabit Ethernet via the 10-Gbps attachment unit interface [XAUI]), SONET scrambled backplane, and custom implementations. The Stratix GX transceiver block is designed to support XAUI. In addition, the other 10 Gigabit Ethernet interface protocols (i.e., 10-gigabit, 16-bit interface [XSBI] and 10-gigabit medium independent interface [XGMII]) are also supported by Stratix GX devices. This application note discusses the following topics: ■ Fundamentals of 10 Gigabit Ethernet & XAUI ■ XAUI electrical specifications ■ Implementing XAUI in Stratix GX devices ■ Using Quartus II to implement XAUI ■ Applications of Stratix GX and XAUI Fundamentals Over the years, Ethernet speed has leapfrogged from the initial 10 megabits per second (Mbps), to 100 Mbps, and more recently to of 10 Gigabit 1 Gbps. Today, the Ethernet is the dominant network technology in local Ethernet & area networks (LANs), and with the advent of the 10 Gigabit Ethernet, it is now competitive in the metropolitan area network (MAN) and wide XAUI area network (WAN) markets. The purpose of the 10 Gigabit Ethernet standard is to extend IEEE 802.3 (Ethernet) operating speed to 10 Gbps and include WAN applications.
    [Show full text]
  • The Equivalent of XAUI and Other Architectural Considerations in 40G/100G Ethernet Piers Dawe Avago Technologies
    The equivalent of XAUI and other architectural considerations in 40G/100G Ethernet Piers Dawe Avago Technologies May 2008, Munich The equivalent of XAUI and other architectural 1 Contents • For those who like layer diagrams: 5 slides • For those who like block diagrams: 4 slides including test points – Proposed mapping of function to sublayer names • Use of compliance boards: 1 slide • Compliance points and WDM: 2 slide • Conclusions: 1 slide • Backup May 2008, Munich The equivalent of XAUI and other architectural 2 General architecture objectives • Architecture has to be a reasonable extraction of real-world implementation and partitioning – NOT force-fit reality to a pre-chosen documentation architecture • Seek a flexible, long-lived architecture that will support evolution – No 10GBASE-SR/SFP+ painting into a corner! May 2008, Munich The equivalent of XAUI and other architectural 3 Extender Sublayer,802.3ae way MAC MAC Reconciliation Reconciliation XGMII XGMII XGXS 10GBASE-X PCS Optional XGMII XAUI 10GBASE-X PMA extender XGXS XAUI These XGMII 10GBASE-X PMA sublayers are PCS 10GBASE-X PCS upside down FEC XGMII PHY PMA PCS PMD FEC PHY MDI PMA Medium PMD From Figure 46-1 MDI Adding detail from and Figure 74-1 Medium Figure 48-1 • XGXS/XAUI is 8B/10 encoded, 4 lanes • PHY is typically 64B/66B encoded, one lane May 2008, Munich The equivalent of XAUI and other architectural 4 More realistically... MAC MAC Reconciliation Reconciliation FIFOs, crystal XGMII XGMII XGMII 10GBASE-X PCS X PCS X PCS Drawn right 10GBASE-X PMA X PMA X PMA way up
    [Show full text]