DOCSLIB.ORG

Plug and Play ISA Specification V1.0A

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Plug and Play ISA Specification V1.0A Plug and Play ISA Specification Version 1.0a May 5, 1994 Revision History Issue Date Comments March 1, 1993 Preliminary draft March 27, 1993 Revised based on review comments April 29, 1993 Revised based on review comments May 28, 1993 Release 1.0 March 24, 1994 Release 1.0a. Incorporated eratta and clarifications. OBSOLETED May 5, 1994 Release 1.0a. Final Changes: -Incorporated clarifications from ‘eratta.doc’ -Additional clarification on order of resource descriptors -Additional clarification on use of dependent functions -Added support for 32-bit memory -Clarified structure of Vendor ID and use of Logical Device ID -Removed redundancies and contradictions with BIOS specification Microsoft and Intel do not make any representation or warranty regarding this specification or any product or item developed based on this specification. Microsoft and Intel disclaim all express and implied warranties, including but not limited to the implied warranties of merchantability, fitness for a particular purpose and freedom from infringement. Without limiting the generality of the foregoing, Microsoft and Intel do not make any warranty of any kind that any item developed based on this specification, or any portion of it, will not infringe any copyright, patent, trade secret or other intellectual property right of any person or entity in any country. It is your responsibility to seek licenses for such intellectual property rights where appropriate. Microsoft and Intel shall not be liable for any damages arising out of or in connection with the use of this specification, including liability for lost profit, business interruption, or any other damages whatsoever. Some states do not allow the exclusion or limitation of liability for consequential or incidental damages; the above limitation may not apply to you. Plug and Play ISA Specification (c) Copyright 1993, 1994 by Intel Corporation and Microsoft Corporation. Plug and Play ISA Specification i Table of Contents Revision History.....................................................................................................................................................................................................................ii 1. Introduction..........................................................................................................................................................................................................................2 1.1. Goals.............................................................................................................................................................................................................................................................................................................................3 1.2. Implementation Considerations........................................................................................................................................................................................................................................3 2. Auto-configuration Sequence.........................................................................................................................................................................4 2.1. Plug and Play System Configuration Sequence.............................................................................................................................................................................4 2.2. Plug and Play Card Configuration Sequence...................................................................................................................................................................................6 3. Isolation and Identification .................................................................................................................................................................................7 3.1. Auto-configuration Ports.........................................................................................................................................................................................................................................................7 3.1.1. ADDRESS Port.......................................................................................................................................................................................................................................................................8 3.1.2. WRITE_DATA Port....................................................................................................................................................................................................................................................8 3.1.3. READ_DATA Port........................................................................................................................................................................................................................................................8 3.2. Initiation Key...............................................................................................................................................................................................................................................................................................8 3.3. Isolation Protocol.................................................................................................................................................................................................................................................................................9 3.3.1. Hardware Protocol............................................................................................................................................................................................................................................................11 3.3.2. Software Protocol..........................................................................................................................................................................................................................................................12 4. Programming Plug and Play Devices................................................................................................................................................. 13 4.1. State Summary......................................................................................................................................................................................................................................................................................13 4.2. Plug and Play Register Summary..................................................................................................................................................................................................................14 4.3. Control Register Summary..............................................................................................................................................................................................................................................15 4.4. Plug and Play Isolation Sequence.......................................................................................................................................................................................................................19 4.5. Reading Resource Data......................................................................................................................................................................................................................................................20 4.6. Configuring Card Resource Usage.................................................................................................................................................................................................................20 4.6.1. Order of Configuration Reads.................................................................................................................................................................................................................21 4.6.2. Resource Programming.....................................................................................................................................................................................................................................22 4.7. Run Time Access to Plug and Play registers..............................................................................................................................................................................23 5. Plug and Play Functionality......................................................................................................................................................................... 24 5.1. Minimum Functionality for a Configurable Logical Device.................................................................................................................................24 5.2. Minimum Level of Functionality for a Non-configurable Logical Device.............................................................................24 6. Plug and Play Resources.................................................................................................................................................................................25 6.1. Serial Identifier.....................................................................................................................................................................................................................................................................................25
Load more

Recommended publications
  • Fujitsu Plug-And-Play Controller (Ppc)
    cO MB86701 FUJITSU PLUG-AND-PLAY CONTROLLER (PPC) ADVANCE INFORMATION JULY 1994 KEY FEATURES • Provides Plug-and-Play compatibility for ISA add-in • Read the card's resource requirements data cards • Identify the card and configure its resources • Conforms to Intel/Microsoft Plug-and-Play specifica­ • Locate a driver for the card tion vl.Oa (May 5, 1994) lbis process is done automatically at every hard reset of • Interface to serial resource EEPROM with read and write the system. Plug-and-Play ISA cards will interoperate capability for storage of data structures required by Plug­ and-Play and additional user defined data. with standard ISA cards in a fully compatible manner. Information that identifies the card and describes the sys­ • Provides five chip select outputs: tem resources which are requested by the card, such as - Two I/O chip selects, /CSO and /CSl, f{AO-AlS} memory and IJO space, DMA channel, and interrupt level - Two memory chip selects, JC,S2 and /CS3, f{AO-A23} supported is maintained in a standardized read-only for­ - JC,S4 is the OR of CSO and CS3 and is used as described mat below In a system that uses only Plug-and-Play ISA cards, it • Supports two DMA channels and two interrupts from the will be possible to achieve full auto-configuration. It is logical device recognized that the current generation of standard ISA - Interrupts directed to any of 11 interrupt channels on the cards will coexist with Plug-and-Play ISA cards in the ISA bus same system. In such systems, the configuration solution - DMA directed to any of 7 DMA channels on the ISA needs to be augmented in the BIOS and/or operating sys­ bus tem to manage and arbitrate the allocation of ISA bus re­ • Provides four quasi-bidirectional general purpose I/O sources.
    [Show full text]
  • Designing PCI Cards and Drivers for Power Macintosh Computers
    Designing PCI Cards and Drivers for Power Macintosh Computers Revised Edition Revised 3/26/99 Technical Publications © Apple Computer, Inc. 1999 Apple Computer, Inc. Adobe, Acrobat, and PostScript are Even though Apple has reviewed this © 1995, 1996 , 1999 Apple Computer, trademarks of Adobe Systems manual, APPLE MAKES NO Inc. All rights reserved. Incorporated or its subsidiaries and WARRANTY OR REPRESENTATION, EITHER EXPRESS OR IMPLIED, WITH No part of this publication may be may be registered in certain RESPECT TO THIS MANUAL, ITS reproduced, stored in a retrieval jurisdictions. QUALITY, ACCURACY, system, or transmitted, in any form America Online is a service mark of MERCHANTABILITY, OR FITNESS or by any means, mechanical, Quantum Computer Services, Inc. FOR A PARTICULAR PURPOSE. AS A electronic, photocopying, recording, Code Warrior is a trademark of RESULT, THIS MANUAL IS SOLD “AS or otherwise, without prior written Metrowerks. IS,” AND YOU, THE PURCHASER, ARE permission of Apple Computer, Inc., CompuServe is a registered ASSUMING THE ENTIRE RISK AS TO except to make a backup copy of any trademark of CompuServe, Inc. ITS QUALITY AND ACCURACY. documentation provided on Ethernet is a registered trademark of CD-ROM. IN NO EVENT WILL APPLE BE LIABLE Xerox Corporation. The Apple logo is a trademark of FOR DIRECT, INDIRECT, SPECIAL, FrameMaker is a registered Apple Computer, Inc. INCIDENTAL, OR CONSEQUENTIAL trademark of Frame Technology Use of the “keyboard” Apple logo DAMAGES RESULTING FROM ANY Corporation. (Option-Shift-K) for commercial DEFECT OR INACCURACY IN THIS purposes without the prior written Helvetica and Palatino are registered MANUAL, even if advised of the consent of Apple may constitute trademarks of Linotype-Hell AG possibility of such damages.
    [Show full text]
  • Scalable Cache Coherent Shared Memory at Cluster Prices
    numascale Scalable Cache Coherent Shared Memory at Cluster Prices White Paper Redefining Scalable OpenMP and MPI Price-to-Performance with Numascale’s NumaConnect By: Douglas Eadline About the Author: Douglas Eadline, Ph.D. has been writing and working with high performance computers and Linux for over twenty years. He is also the Editor of Cluster- Monkey.net. NW4V1 ABSTRACT Using commodity hardware and the “plug-and-play” NumaConnect interconnect, Numascale delivers true shared memory programming and simpler administration at standard HPC cluster price points. One such system currently offers users over 1,700 cores with a 4.6 TB single memory image. The NumaConnect cluster excels at both OpenMP and MPI computing within the same shared memory environment. No extra software or program modifications are needed to take advantage of the entire system. Results for the NASA Advanced Supercomputing (NAS) Parallel Benchmarks have set a new record for OpenMP core count and problem size. OpenMP results show good scalability, with best results coming from larger problem sizes. In addition, NumaConnect shared memory MPI performance delivers better results than InfiniBand clus- ters, using standard tools without modification for the underlying hardware environment. A cost compari- son with a small FDR InfiniBand cluster shows a comparable price point when ease of programming, high performance, and ease of administration are considered. Several production systems are performing satisfactorily, including those in University of Oslo in Norway, Statoil,
    [Show full text]
  • Macintosh Ilsi Overview
    Macintosh Ils i Overview The Apple® Macintosh" Hsi is the lowest­ amount of dynamic random-access such as printers, scanners, and CD-ROM cost member of the Macintosh II line, memory (DRAM) through a new feature, disc drives, as well as access the built-in Apple Computer's most powetfulline of virtual memory. networking capabilities foundin all Macintosh personal computers. Offering The Macintosh Hsi comes with built-in Macintosh computers. high performance and a wide range of support forfour Apple monitors as well One exciting new Macintosh advance­ expansion and video options, the as third-party monitors, so you can ment incorporated into the Macintosh Hsi Macintosh Hsi is ideal forpeople who choose the monitor that best suits your is sound input. The Macintosh Hsi comes need a powetfulbut very affordable needs-then simply plug it in. In addi­ with a microphone and phono jack Macintosh system that can easily grow tion, by adding a video expansion card, adapter, which let you input your voice with their needs over time. you can use any other Apple or third­ into documents, presentations, and even Like other Macintosh II systems, the partymonitor with the Macintosh Hsi. electronic mail messages. Macintosh Hsi offersexcellent perfor­ The Macintosh Hsi can be easily Best of all, the Macintosh Hsi provides mance. At the heart of the Macintosh Hsi expanded to incorporate new capabilities all of the important benefitsfor which is a 20-megahertz 68030 microprocessor or increase system performance. An inter­ the Macintosh is known-powetfultech­
    [Show full text]
  • M-1: the Mealy Open Source Custom MIDI Controller Student’S Names: Garrett Leung, Darren Mistica Advisor’S Name: Bryan Mealy
    The Mealy Open Source Custom MIDI Controller Computer Engineering CALIFORNIA POLYTECHNIC STATE UNIVERSITY, SAN LUIS OBISPO Advisor Garrett Leung, EE Bryan Mealy June 2015 Darren Mistica, CPE Page 1 ABSTRACT With the high price of large mixing consoles, aspiring artists are restricted to using a mouse to control digital facsimiles of knobs, faders, switches, and buttons. Though using the software controls is considered a simple task, dedicated hardware allows for tactile, visual, and utility. At a low cost, the heart of the MTech M-1 can be customized and placed into any shell with any combination of controls as possible with the underlying platform. Modern MIDI controllers require significant physical space due to their preset button layout and space consuming setups. Despite their high price, modern MIDI controllers have only one setup. With one setup, music producers or artists have a hard time carrying their MIDI controllers around for concerts or other performances. The M-1 MIDI controller addresses the high cost that physical MIDI controllers currently hold on the market by allowing users to make/create their own specific MIDI control board using any combination of knobs, dials, buttons, and sliders. This customization of the controller allows the user to save space and money, while also accommodating for their style or a specific performance. The M-1 controller is an affordable and fully customizable mechanical system. The fully customizable MIDI controller represents a digital MIDI controller while allowing the user to fully customize the physical layout of the controller. Users can place the buttons for the delay, reverb, compression, distortion, etc.
    [Show full text]
  • Pocket UDD (Ultra Digidrive) II
    Pocket UDD (Ultra DigiDrive) II Models: PUDDEPU3, PUDDESP, PUDDES, PPROEPU3, PPROESP, PPROES INTRODUCTION The Addonics Pocket UDD (Ultra DigiDrive) II is one of the fastest Readers/Writers for Flash media, PCMCIA hard drives and ATA Flash. Built on the same utilitarian concept of its predecessor Pocket UDD, the Pocket UDD II supports maximum throughput of 150 Mbytes/sec via eSATA or the latest USB 3.0 connection, cutting almost half of the data transfer time between the new high speed media and the computer. LED Eject Button By using an optional CF DigiAdapter or the Addonics Flash Flash Media Slot DigiAdapter Extreme, the Pocket UDD II can also be used like a regular flash reader to read/write to other popular Flash media - CF-I, CF-II, Smart Media, Memory stick, Secure Digital Card, Multimedia Card, Micro Drive or XD Card. 5V Power Input eSATA Port Addonics Technologies Inc. www.addonics.com 1918 Junction Avenue, San Jose, CA 95131 Phone: 408.573.8580 | Fax: 408.573.8588 Pocket UDD (Ultra DigiDrive) II Models: PUDDEPU3, PUDDESP, PUDDES, PPROEPU3, PPROESP, PPROES FEATURES • Choice of model for connection to computer via USB 3.0 / 2.0, eSATAp (Hybrid eSATA USB) or standard eSATA • Powered from USB, eSATAp port or optional AC/DC power adapter • Read and write directly to PCMCIA hard drive or ATA Flash • Read and write to CF-I, CF-II, Micro Drive via optional CF-PCMCIA adapter • Read and write to Secure Digital Card (SD, SDHC mini SD, SDXC), Memory Stick (MS, MS DUO, MS PRO DU), Smart Memory, Memory Stick, Multimedia Card, and XD Card via
    [Show full text]
  • UM10204 I2C-Bus Specification and User Manual Rev
    UM10204 I2C-bus specification and user manual Rev. 03 — 19 June 2007 User manual Document information Info Content Keywords I2C, I2C-bus, Standard-mode, Fast-mode, Fast-mode Plus, Fm+, High Speed, Hs, inter-IC, SDA, SCL Abstract Philips Semiconductors (now NXP Semiconductors) developed a simple bidirectional 2-wire bus for efficient inter-IC control. This bus is called the Inter-IC or I2C-bus. Only two bus lines are required: a serial data line (SDA) and a serial clock line (SCL). Serial, 8-bit oriented, bidirectional data transfers can be made at up to 100 kbit/s in the Standard-mode, up to 400 kbit/s in the Fast-mode, up to 1 Mbit/s in the Fast-mode Plus (Fm+), or up to 3.4 Mbit/s in the High-speed mode. NXP Semiconductors UM10204 I2C-bus specification and user manual Revision history Rev Date Description 03 20070619 Many of today’s applications require longer buses and/or faster speeds. Fast-mode plus was introduced to meet this need by increasing drive strength by as much as 10× and increasing the data rate to 1 Mbit/s while maintaining downward compatibility to Fast-mode and Standard-mode speeds and software commands. Modifications: • Re-ordered sections and clarified several requirements • Added description of Fast-mode Plus (Fm+) specifications • Added description of the Device ID Field • Added Bus Clear procedures • Moved level shifting information to a separate application note (AN10441) • Clarified the process of sizing Rp • Added limits for tVD;DAT and tVD;ACK 2.1 2000 Version 2.1 of the I2C-bus specification 2.0 1998 The I2C-bus has become a de facto world standard that is now implemented in over 1000 different ICs and licensed to more than 50 companies.
    [Show full text]
  • Introduction to PCI Express
    An Introduction to PCI Express by Ravi Budruk Abstract The Peripheral Component Interconnect - Express (PCI Express) architecture is a third- generation, high-performance I/O bus used to interconnect peripheral devices in appli- cations such as computing and communication platforms. The term “third generation” describes the developmental history of the bus: first-generation buses included the ISA, EISA, VESA, and Micro Channel buses, while second-generation buses include PCI, AGP, and PCI-X. Due to its comparitively high speed, low cost and low power, PCI Express is very likely to find a home in mobile, desktop, workstation, server, embedded computing and communication platforms. The intent of this paper is to introduce the reader to the terminology and basics of this exciting new technology. The Role of the Original PCI Solution Keep the Good Parts of PCI The PCI Express architects have carried forward many of the best features of previous generation bus architectures and taken advantage of new developments in computer architecture to improve on them. For example, PCI Express architecture employs the same usage model and load-store communication model that PCI and PCI-X used, and supports familiar transactions such as memory read/write, IO read/write and configuration read/write transactions. The memory, IO and configuration address space model is also the same as in PCI and PCI- X, which allows existing OSs and driver software to run in a PCI Express system with- out any modifications. This makes PCI Express software backwards compatible with PCI and PCI-X systems. As an example of this, PCI/ACPI power management software written for current designs should be able to run without modification on a PCI Express machine.
    [Show full text]
  • Designcon 2003 Tecforum I2C Bus Overview January 27 2003
    DesignCon 2003 TecForum I2C Bus Overview January 27 2003 Philips Semiconductors Jean Marc Irazabal –Technical Marketing Manager for I2C Devices Steve Blozis –International Product Manager for I2C Devices Agenda • 1st Hour • Serial Bus Overview • I2C Theory Of Operation • 2nd Hour • Overcoming Previous Limitations • I2C Development Tools and Evaluation Board • 3rd Hour • SMBus and IPMI Overview • I2C Device Overview • I2C Patent and Legal Information • Q & A Slide speaker notes are included in AN10216 I2C Manual 2 DesignCon 2003 TecForum I C Bus Overview 2 1st Hour 2 DesignCon 2003 TecForum I C Bus Overview 3 Serial Bus Overview 2 DesignCon 2003 TecForum I C Bus Overview 4 Com m uni c a t i o ns Automotive SERIAL Consumer BUSES IEEE1394 DesignCon 2003 TecForum I UART SPI 2 C Bus Overview In d u s t r ia l 5 General concept for Serial communications SCL SDA select 3 select 2 select 1 READ Register or enable Shift Reg# enable Shift Reg# enable Shift Reg# WRITE? // to Ser. // to Ser. // to Ser. Shift R/W Parallel to Serial R/W R/W “MASTER” DATA SLAVE 1 SLAVE 2 SLAVE 3 • A point to point communication does not require a Select control signal • An asynchronous communication does not have a Clock signal • Data, Select and R/W signals can share the same line, depending on the protocol • Notice that Slave 1 cannot communicate with Slave 2 or 3 (except via the ‘master’) Only the ‘master’ can start communicating. Slaves can ‘only speak when spoken to’ 2 DesignCon 2003 TecForum I C Bus Overview 6 Typical Signaling Characteristics LVTTL 2 RS422/485
    [Show full text]
  • Tsi308™ Hypertransport-To-PCI/X Product Brief ®
    Tsi308™ HyperTransport-to-PCI/X Product Brief ® Device Overview Features The IDT Tsi308 is a high performance third generation HyperTrans- HyperTransport Interfaces TM port -to-PCI/X bridge capable of transferring data between the Hyper- • Two bidirectional 8-bit HyperTransport interfaces: Transport (HT) host port and the other HT port or the PCI/PCI-X port. It – Supports 200, 300, 400, 500, and 600 MHz DDR (double data is designed for bandwidth-hungry and performance-intensive applica- rate) for peak bandwidth of 2.4 GBps per 8-bit bidirectional HT tions in communications, networking, servers, and storage systems. port The next generation Tsi308 HT-to-PCI/X bridge expands the possibilities – Supports dynamic frequency reprogramming of today’s systems architects by providing HT-based design options • Complies with HyperTransport 1.05 Interface Specification. never possible before. Each HT port operates at a frequency of up to • Tunnels between the two HyperTransport interfaces. 600 MHz DDR for both transmit and receive directions and sustains a • No protocol-induced maximum HyperTransport link length, which total aggregate bandwidth up to 19.2 Gbps per 8-bit bidirectional HT allows system designers to optimize speed vs. distance. port. Each Tsi308 HT port can be 2, 4, or 8 bits wide in both transmit and • Supports dual-hosted chain receive directions. Tsi308 supports one 64-bit, PCI/X (1.0b) configurable port. A fairness PCI/X Interface algorithm allocates bandwidth among devices, thereby eliminating star- • One 64-bit configurable PCI/X port: vation of bridges at the end of the chain. Up to 31 devices can be daisy- – 1 x 64 bit, up to 66 MHz PCI 2.2 or up to 133 MHz PCI-X (1.0b) chained to build higher capacity systems with multiple PCI/X buses and – 2 x 32 bit, up to 66 MHz PCI 2.2 or up to 133 MHz PCI-X (1.0b) HT-based peripherals.
    [Show full text]
  • Visit Fullcompass.Com Today! for Expert Advice - Call: 800-356-5844 M-F: 9:00-5:30 Central 314 MIDI CONTROLLERS MIDI INTERFACES
    MIDI CONTROLLERS 313 KEYSTATION-61ES LPD8 M-AUDIO KEYSTATION SERIES MIDI CONTROLLERS This series offers everything from simple input of MIDI messages to versions that have hammer- AKAI LPK25 AND LPD8 LAPTOP MIDI CONTROLLERS These MIDI control- weighted keys and LCD displays. The Keystation 61ES and 88ES are basic models lers are ultra-portable and easily fit into a laptop case. The LPK25 features 25 that connect to the computer via USB and require a native USB port or 9VDC power velocity-sensitive mini keys, arpeggiator, sustain button, octave up and down, tap supply (optional) for powering up. They have pitch bend and modulation wheels, and tempo, plug-and-play, 4 programmable memory banks and more. The LPD8 has a separate MIDI-out jack to route signals from the PC or to control external devices. 8 back-lit pads, 8 knob controllers featuring, plug-n-play and 4 programmable The Pro88 is a deluxe controller featuring hammer-action with over 59 assignable memory banks. Both are USB powered. controllers and a LCD display for viewing, editing and program changes. ITEM DESCRIPTION PRICE ITEM DESCRIPTION PRICE LPK25........................ Laptop USB keyboard controller .................................................... 69.00 KEYSTATION-61ES ........61 semi-weighted keys USB MIDI controller ..............................169.99 LPD8 ......................... Laptop USB pad controller ............................................................ 69.00 KEYSTATION-88ES ........88 semi-weighted keys USB MIDI controller ..............................219.99 MPK25 AXIOM25-V2 M-AUDIO AXIOM SERIES USB MIDI CONTROLLERS This series builds on the AKAI MPK SERIES USB/MIDI KEYBOARD CONTROLLERS The MPK25/49 Oxygen series and adds deluxe features. They are available in 25-, 49-, and 61-key include 12 MPC-style drum pads, 48 samples via 4 pad banks, Full Level and 12 versions.
    [Show full text]
  • I2C Manual INTEGRATED CI RCUITS
    AN10216-01 I2C Manual INTEGRATED CI RCUITS APPLICATION NOTE AN10216-01 I2C MANUAL Abstract – The I2C Manual provides a broad overview of the various serial buses, why the I2C bus should be considered, technical detail of the I2C bus and how it works, previous limitations/solutions, comparison to the SMBus, Intelligent Platform Management Interface implementations, review of the different I2C devices that are available and patent/royalty information. The I2C Manual was presented during the 3 hour TecForum at DesignCon 2003 in San Jose, CA on 27 January 2003. Jean-Marc Irazabal – I2C Technical Marketing Manager Steve Blozis – I2C International Product Manager Specialty Logic Product Line Logic Product Group Philips Semiconductors March 24, 2003 1 AN10216-01 I2C Manual TABLE OF CONTENTS TABLE OF CONTENTS...................................................................................................................................................2 OVERVIEW .......................................................................................................................................................................4 DESCRIPTION.....................................................................................................................................................................4 SERIAL BUS OVERVIEW...............................................................................................................................................4 UART OVERVIEW.............................................................................................................................................................6
    [Show full text]