Embedded Linux Primer: a Practical Real-World Approach

Total Page:16

File Type:pdf, Size:1020Kb

Embedded Linux Primer: a Practical Real-World Approach Embedded Linux Primer: A Practical, Real-World Approach By Christopher Hallinan ............................................... Publisher: Prentice Hall Pub Date: September 18, 2006 Print ISBN-10: 0-13-167984-8 Print ISBN-13: 978-0-13-167984-9 Pages: 576 Table of Contents | Index Comprehensive Real-World Guidance for Every Embedded Developer and Engineer This book brings together indispensable knowledge for building efficient, high-value, Linux-based embedded products: information that has never been assembled in one place before. Drawing on years of experience as an embedded Linux consultant and field application engineer, Christopher Hallinan offers solutions for the specific technical issues you're most likely to face, demonstrates how to build an effective embedded Linux environment, and shows how to use it as productively as possible. Hallinan begins by touring a typical Linux-based embedded system, introducing key concepts and components, and calling attention to differences between Linux and traditional embedded environments. Writing from the embedded developer's viewpoint, he thoroughly addresses issues ranging from kernel building and initialization to bootloaders, device drivers to file systems. Hallinan thoroughly covers the increasingly popular BusyBox utilities; presents a step-by-step walkthrough of porting Linux to custom boards; and introduces real-time configuration via CONFIG_RT--one of today's most exciting developments in embedded Linux. You'll find especially detailed coverage of using development tools to analyze and debug embedded systems--including the art of kernel debugging. Compare leading embedded Linux processors Understand the details of the Linux kernel initialization process Learn about the special role of bootloaders in embedded Linux systems, with specific emphasis on U-Boot Use embedded Linux file systems, including JFFS2--with detailed guidelines for building Flash- resident file system images Understand the Memory Technology Devices subsystem for flash (and other) memory devices Master gdb, KGDB, and hardware JTAG debugging Learn many tips and techniques for debugging within the Linux kernel Maximize your productivity in cross-development environments Prepare your entire development environment, including TFTP, DHCP, and NFS target servers Configure, build, and initialize BusyBox to support your unique requirements About the Author Christopher Hallinan, field applications engineer at MontaVista software, has worked for more than 20 years in assignments ranging from engineering and engineering management to marketing and business development. He spent four years as an independent development consultant in the embedded Linux marketplace. His work has appeared in magazines, including Telecommunications Magazine, Fiber Optics Magazine, and Aviation Digest. Embedded Linux Primer: A Practical, Real-World Approach By Christopher Hallinan ............................................... Publisher: Prentice Hall Pub Date: September 18, 2006 Print ISBN-10: 0-13-167984-8 Print ISBN-13: 978-0-13-167984-9 Pages: 576 Table of Contents | Index Copyright Prentice Hall Open Source Software Development Series Foreword Preface Acknowledgments About the Author Chapter 1. Introduction Section 1.1. Why Linux? Section 1.2. Embedded Linux Today Section 1.3. Open Source and the GPL Section 1.4. Standards and Relevant Bodies Section 1.5. Chapter Summary Chapter 2. Your First Embedded Experience Section 2.1. Embedded or Not? Section 2.2. Anatomy of an Embedded System Section 2.3. Storage Considerations Section 2.4. Embedded Linux Distributions Section 2.5. Chapter Summary Chapter 3. Processor Basics Section 3.1. Stand-alone Processors Section 3.2. Integrated Processors: Systems on Chip Section 3.3. Hardware Platforms Section 3.4. Chapter Summary Chapter 4. The Linux KernelA Different Perspective Section 4.1. Background Section 4.2. Linux Kernel Construction Section 4.3. Kernel Build System Section 4.4. Obtaining a Linux Kernel Section 4.5. Chapter Summary Chapter 5. Kernel Initialization Section 5.1. Composite Kernel Image: Piggy and Friends Section 5.2. Initialization Flow of Control Section 5.3. Kernel Command Line Processing Section 5.4. Subsystem Initialization Section 5.5. The init Thread Section 5.6. Chapter Summary Chapter 6. System Initialization Section 6.1. Root File System Section 6.2. Kernel's Last Boot Steps Section 6.3. The Init Process Section 6.4. Initial RAM Disk Section 6.5. Using initramfs Section 6.6. Shutdown Section 6.7. Chapter Summary Chapter 7. Bootloaders Section 7.1. Role of a Bootloader Section 7.2. Bootloader Challenges Section 7.3. A Universal Bootloader: Das U-Boot Section 7.4. Porting U-Boot Section 7.5. Other Bootloaders Section 7.6. Chapter Summary Chapter 8. Device Driver Basics Section 8.1. Device Driver Concepts Section 8.2. Module Utilities Section 8.3. Driver Methods Section 8.4. Bringing It All Together Section 8.5. Device Drivers and the GPL Section 8.6. Chapter Summary Chapter 9. File Systems Section 9.1. Linux File System Concepts Section 9.2. ext2 Section 9.3. ext3 Section 9.4. ReiserFS Section 9.5. JFFS2 Section 9.6. cramfs Section 9.7. Network File System Section 9.8. Pseudo File Systems Section 9.9. Other File Systems Section 9.10. Building a Simple File System Section 9.11. Chapter Summary Chapter 10. MTD Subsystem Section 10.1. Enabling MTD Services Section 10.2. MTD Basics Section 10.3. MTD Partitions Section 10.4. MTD Utilities Section 10.5. Chapter Summary Chapter 11. BusyBox Section 11.1. Introduction to BusyBox Section 11.2. BusyBox Configuration Section 11.3. BusyBox Operation Section 11.4. Chapter Summary Chapter 12. Embedded Development Environment Section 12.1. Cross-Development Environment Section 12.2. Host System Requirements Section 12.3. Hosting Target Boards Section 12.4. Chapter Summary Chapter 13. Development Tools Section 13.1. GNU Debugger (GDB) Section 13.2. Data Display Debugger Section 13.3. cbrowser/cscope Section 13.4. Tracing and Profiling Tools Section 13.5. Binary Utilities Section 13.6. Miscellaneous Binary Utilities Section 13.7. Chapter Summary Chapter 14. Kernel Debugging Techniques Section 14.1. Challenges to Kernel Debugging Section 14.2. Using KGDB for Kernel Debugging Section 14.3. Debugging the Linux Kernel Section 14.4. Hardware-Assisted Debugging Section 14.5. When It Doesn't Boot Section 14.6. Chapter Summary Chapter 15. Debugging Embedded Linux Applications Section 15.1. Target Debugging Section 15.2. Remote (Cross) Debugging Section 15.3. Debugging with Shared Libraries Section 15.4. Debugging Multiple Tasks Section 15.5. Additional Remote Debug Options Section 15.6. Chapter Summary Chapter 16. Porting Linux Section 16.1. Linux Source Organization Section 16.2. Custom Linux for Your Board Section 16.3. Platform Initialization Section 16.4. Putting It All Together Section 16.5. Chapter Summary Chapter 17. Linux and Real Time Section 17.1. What Is Real Time? Section 17.2. Kernel Preemption Section 17.3. Real-Time Kernel Patch Section 17.4. Debugging the Real-Time Kernel Section 17.5. Chapter Summary Appendix A. GNU Public License Preamble Terms and Conditions for Copying, Distribution and Modification No Warranty Appendix B. U-Boot Configurable Commands Appendix C. BusyBox Commands Appendix D. SDRAM Interface Considerations Section D.1. SDRAM Basics Section D.2. Clocking Section D.3. SDRAM Setup Section D.4. Summary Appendix E. Open Source Resources Source Repositories and Developer Information Mailing Lists Linux News and Developments Open Source Insight and Discussion Appendix F. Sample BDI-2000 Configuration File Index Copyright Many of the designations used by manufacturers and sellers to distinguish their products are claimed as trademarks. Where those designations appear in this book, and the publisher was aware of a trademark claim, the designations have been printed with initial capital letters or in all capitals. The author and publisher have taken care in the preparation of this book but make no expressed or implied warranty of any kind and assume no responsibility for errors or omissions. No liability is assumed for incidental or consequential damages in connection with or arising out of the use of the information or programs contained herein. The publisher offers excellent discounts on this book when ordered in quantity for bulk purchases or special sales, which may include electronic versions and/or custom covers and content particular to your business, training goals, marketing focus, and branding interests. For more information, please contact: U.S. Corporate and Government Sales (800) 382-3419 [email protected] For sales outside the United States, please contact: International Sales [email protected] Visit us on the Web: www.prenhallprofessional.com Copyright © 2007 Pearson Education, Inc. All rights reserved. Printed in the United States of America. This publication is protected by copyright, and permission must be obtained from the publisher prior to any prohibited reproduction, storage in a retrieval system, or transmission in any form or by any means, electronic, mechanical, photocopying, recording, or likewise. For information regarding permissions, write to: Pearson Education, Inc. Rights and Contracts Department One Lake Street Upper Saddle River, NJ 07458 Fax: (201) 236-3290 Text printed in the United States on recycled paper at R.R. Donnelley in Crawfordsville, Indiana. First printing, September, 2006 Library of Congress Cataloging-in-Publication Data: Hallinan, Christopher.
Recommended publications
  • The RISC-V Instruction Set Manual, Volume I: User- Level ISA, Version 2.0
    The RISC-V Instruction Set Manual, Volume I: User- Level ISA, Version 2.0 Andrew Waterman Yunsup Lee David A. Patterson Krste Asanovic Electrical Engineering and Computer Sciences University of California at Berkeley Technical Report No. UCB/EECS-2014-54 http://www.eecs.berkeley.edu/Pubs/TechRpts/2014/EECS-2014-54.html May 6, 2014 Copyright © 2014, by the author(s). All rights reserved. Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission. The RISC-V Instruction Set Manual Volume I: User-Level ISA Version 2.0 Andrew Waterman, Yunsup Lee, David Patterson, Krste Asanovi´c CS Division, EECS Department, University of California, Berkeley fwaterman|yunsup|pattrsn|[email protected] May 6, 2014 Preface This is the second release of the user ISA specification, and we intend the specification of the base user ISA plus general extensions (i.e., IMAFD) to remain fixed for future development. The following changes have been made since Version 1.0 [25] of this ISA specification. • The ISA has been divided into an integer base with several standard extensions. • The instruction formats have been rearranged to make immediate encoding more efficient. • The base ISA has been defined to have a little-endian memory system, with big-endian or bi-endian as non-standard variants.
    [Show full text]
  • Designing Application-Aware Networking Equipment with the Powerquicc™ III MPC8572E
    Freescale Semiconductor White Paper Designing Application-Aware Networking Equipment with the PowerQUICC™ III MPC8572E Document Number: MPC8572EWP Rev 0 1/2007 Doc Order # Rev 0 Overview Freescales PowerQUICC™ families of processors have long established themselves as the premier communications processors in the market, widely used in a variety of numerous networking devices including switches, routers and network security equipment. The MPC8572E, the first PowerQUICC III processor with an integrated pattern matcher, is specifically designed to satisfy additional application-aware requirements of high-performance networking devices. This white paper describes how high-performance, cost-effective application-aware networking equipment can be designed with the MPC8572E. Contents 1 Application-Aware Networking 4.5.2 Stateful Rule............. 11 Overview ........................................... 1 4.5.3 Matching Across 1.1 Application-Aware Packet Boundaries.................. 11 Networking Examples................... 1 4.5.4 Performance Minimally 1.1.1 Application-Aware Data Dependent on the Number of Forwarding ................................ 1 Signatures ............................... 12 1.1.2 Application-Aware 4.6 Performance Advantages of Security .................................... 2 the MPC8572E in Data Path...... 12 1.1.3 Application-Based 4.6.1 Packet I/O ................ 12 Traffic Management.................. 2 4.6.2 Packet Processing... 12 1.1.4 Application-Based 4.6.3 Traffic Management. 12 Statistics Collection..................
    [Show full text]
  • Qoriq: High End Industrial and Networking Processing
    TM TechDays 2013 Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, the Energy Efficient Solutions logo, mobileGT, PowerQUICC, QorIQ, StarCore and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, Kinetis, MagniV, MXC, Platform in a Package, Processor Expert, QorIQ Qonverge, Qorivva, QUICC Engine, Ready Play, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, the Energy Efficient Solutions logo, mobileGT, SafeAssure, the SafeAssure logo, SMARTMOS, TurboLink, VortiQa and Xtrinsic are PowerQUICC, QorIQ, StarCore and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, trademarks of Freescale Semiconductor, Inc. All other product or service names are the BeeStack, ColdFire+, CoreNet, Flexis, Kinetis, MagniV, MXC, Platform in a Package, Processor Expert, QorIQ Qonverge, Qorivva, QUICC Engine, TM property of their respective owners. © 2012 Freescale Semiconductor, Inc. 1 Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, TurboLink, VortiQa and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All . other product or service names are the property of their respective owners. © 2012 Freescale Semiconductor, Inc. 2013 2011 QorIQ Qonverge QorIQ next-generation platform launch platform based T series 28nm on Layerscape architecture 2008 QorIQ Multicore Platform launch (P series) Accelerating the P series 45nm Network’s IQ 2004 Dual-core
    [Show full text]
  • Linux on Ipaq
    Linux on iPAQ Jamey Hicks Cambridge Research Laboratory, HP Labs February 9, 2004 hp Outline • Why Linux? • iPAQ Linux • Handheld Linux Products • Developing for ARM Linux • CRL Mercury BackPAQ February 2004 IPAQ Linux slide 2 Why Linux? • Full source/binary availability • Freedom to change any part of the system • Advanced networking – IPv6, MIPv6, IPSEC • Advanced security – ssh, sshd • Complete GUI flexibility – GTK and Qt – Microwindows, picogui, ... • Java 2 SE and ME it’s a full-fledged computer February 2004 IPAQ Linux slide 3 Why Linux? • More stable operating system – Protected process environment – User/kernel separation • Yields uptimes of 6-9 months when we last surveyed • Same software as laptop or server – Same kernel • Supports all protocols, filesystems • Subset of IO devices, though – Same API's • Not subset/superset – Same tools and utilities, python, perl, ruby, ... February 2004 IPAQ Linux slide 4 iPAQ Linux Constraints • Adjust for storage space (32MB) – This can be a problem – Can be helped by CF storage cards • Adjust for screen size (320x240 12 to 16 bit color) – GUI's need to be refactored • Adjust for lack of keyboard • Input methods: stylus, xkbd, xstroke, serial cable, remote input via X, ssh February 2004 IPAQ Linux slide 5 Linux on Linux on iPAQ • Bochs x86 emulator running on iPAQ • February 2004 IPAQ Linux slide 6 Linux Capabilities • Linux 2.4.19 and 2.6.1 • Networking – WLAN, WWAN – IPSEC and other VPN – IPv6, Mobile IP • Filesystems – JFFS2: compressed journaling flash filesystem – EXT3 on conventional drives Not just a zippy PDA, but a pocket workstation February 2004 IPAQ Linux slide 7 Hardware Support (February, 2004) • iPAQ H31xx, H36xx, H37xx, H38xx, H39xx, H5xxx – H22xx, H19[34]x in progress • Dell Axim • Toshiba e74x • Siemens Simpad • Jornada 560/720 • Keyboards: Stowaway, MicroKeyboard, etc.
    [Show full text]
  • Smart Phone: an Embedded System for Universal Interactions ∗
    Smart Phone: An Embedded System for Universal Interactions ∗ Liviu Iftode, Cristian Borcea, Nishkam Ravi, Porlin Kang, and Peng Zhou Department of Computer Science, Rutgers University, Piscataway, NJ 08854, USA fiftode, borcea, nravi, kangp, [email protected] Abstract and money to pay for goods. Any of these forgotten at home can turn the day into a nightmare. If we travel, we also need In this paper, we present a system architecture that al- maps and travel guides, coins to pay the parking in the city, lows users to interact with embedded systems located in and tickets to take the train or subway. In addition, we are their proximity using Smart Phones. We have identified four always carrying our mobile phone, which for some mys- models of interaction between a Smart Phone and the sur- terious reason is the least likely to be left at home. When rounding environment: universal remote control, dual con- we finally arrive home or at the hotel, we are “greeted” by nectivity, gateway connectivity, and peer-to-peer. Although several remote controls eager to test our intelligence. All each of these models has different characteristics, our ar- these items are absolutely necessary for us to properly in- chitecture provides a unique framework for all of the mod- teract with our environment. The problem is that there are els. Central to our architecture are the hybrid communica- too many of them, they are sometimes heavy, and we will tion capabilities incorporated in the Smart Phones. These likely accumulate more and more of them as our life goes phones have the unique feature of incorporating short- on, requiring much larger pockets.
    [Show full text]
  • MOTOROLA 1995 112P
    High-Performance Internal Product Portfolio Overview Issue 10 Fourth Quarter, 1995 Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and µ are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.
    [Show full text]
  • ICCAD 2014 TCAD to EDA Workshop November 2, 2014
    TM ICCAD 2014 TCAD to EDA Workshop November 2, 2014 Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, t he Energy Efficient Solutions logo, mobileGT, PowerQUICC, QorIQ, StarCore and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, Kinetis, MXC, Platform in a Package, Processor Expert, QorIQ Qonverge, Qorivva, QUICC Engine, SMARTMOS, TurboLink, VortiQa and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2011 Freescale Semiconductor, Inc. • Digital and AMS ICs (Si) • RF/mmWave (III/V) • Physically based models • Numerical models (table; ANN) • Flexible for diverse needs • Parameter extraction is easy − scalable over geometry − scalable over temperature § including self-heating − can model global variability § including physical correlations − can model mismatch − retargetable if process shifts Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, the Energy Efficient Solutions logo, mobileGT, PowerQUICC, QorIQ, StarCore and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, Kinetis, MXC, Platform in a TM 2 Package, Processor Expert, QorIQ Qonverge, Qorivva, QUICC Engine, SMARTMOS, TurboLink, VortiQa and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2011 Freescale Semiconductor, Inc. Y. Tsividis and C. McAndrew, Operation and Modeling of the MOS Transistor , 3rd ed., 2011 Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, the Energy Efficient Solutions logo, mobileGT, PowerQUICC, QorIQ, StarCore and Symphony are trademarks of Freescale Semiconductor, Inc., Reg.
    [Show full text]
  • Computer Architectures an Overview
    Computer Architectures An Overview PDF generated using the open source mwlib toolkit. See http://code.pediapress.com/ for more information. PDF generated at: Sat, 25 Feb 2012 22:35:32 UTC Contents Articles Microarchitecture 1 x86 7 PowerPC 23 IBM POWER 33 MIPS architecture 39 SPARC 57 ARM architecture 65 DEC Alpha 80 AlphaStation 92 AlphaServer 95 Very long instruction word 103 Instruction-level parallelism 107 Explicitly parallel instruction computing 108 References Article Sources and Contributors 111 Image Sources, Licenses and Contributors 113 Article Licenses License 114 Microarchitecture 1 Microarchitecture In computer engineering, microarchitecture (sometimes abbreviated to µarch or uarch), also called computer organization, is the way a given instruction set architecture (ISA) is implemented on a processor. A given ISA may be implemented with different microarchitectures.[1] Implementations might vary due to different goals of a given design or due to shifts in technology.[2] Computer architecture is the combination of microarchitecture and instruction set design. Relation to instruction set architecture The ISA is roughly the same as the programming model of a processor as seen by an assembly language programmer or compiler writer. The ISA includes the execution model, processor registers, address and data formats among other things. The Intel Core microarchitecture microarchitecture includes the constituent parts of the processor and how these interconnect and interoperate to implement the ISA. The microarchitecture of a machine is usually represented as (more or less detailed) diagrams that describe the interconnections of the various microarchitectural elements of the machine, which may be everything from single gates and registers, to complete arithmetic logic units (ALU)s and even larger elements.
    [Show full text]
  • “LCD TV Matters” Volume 2, Issue 2
    “LCD TV Matters” Volume 2, Issue 2 "A Great TV in Every Room" LCD TV Association LCD TV Matters Pre-CES 2009 Contents Chairman’s Corner: A crazy few months... by Bruce Berkoff 3 LCD-TV News compiled by Veritas et Visus 6 Sharp unveils AQUOS Experience for holiday season 6 Samsung introduces a 2000-nit 70-inch LCD panel 6 Panasonic Viera TH-PZR900 HDTV sports terabyte drive 6 LG Display shows off 480Hz LCD TV panel 7 Viewsonic launches 24-inch 1080p LCD TV 7 Samsung introduces 52-inch “Touch of Color” LCD TV 7 HDMI adopted by 700+ manufacturers as new CE and PC products hit market 7 Sharp releases world’s first LCD TV with built-in Blu-ray Disc recorder 8 Sony unveils world's thinnest LCD TV 8 LifeSize introduces the next-generation telepresence and high definition video communications 8 Sharp adds enhanced inputs and network connectivity to HD LCD line-up 9 Panasonic launches PZ850 Web-enabled TVs – features H.264 and four HDMI ports 9 Schaub Lorenz introduces $130,000 40-inch LCD TV 10 Philips Research reveals ultra-thin backlight technology for TVs 10 LG and Samsung join forces to develop mobile digital TV standard via ATSC 10 eyevis introduces 56-inch LCD TV at 3840x2160 pixels 11 AUO and Qisda form JV to manufacture LCD TVs 11 ATSC approves AVC within DTV transmissions 11 NEC introduces 82-inch professional-grade LCD for digital signage 11 Fairchild Semiconductor’s LCD TV design achieves 90% efficiency 12 ZeeVee now shipping ZvBox for PC content streaming 12 GAO reports DTV transition making progress 12 Broadcom to acquire digital
    [Show full text]
  • Smartphone Security Issues Cyber Risk Consulting
    Cyber Risk Consulting Black Hat Briefings Europe 2004 White Paper : Smartphone Security Issues CYBER NETWORKS Blackhat Briefings Europe 2004 White Paper : Smartphone Security Issues Luc Delpha Consultant Manager Maliha Rashid Security Consultant Cyber Risk Consulting May 2004 Abstract Mobile phones are becoming more and more like computers today, resulting in smartphones that combine processing power with always on connectivity to the Internet. Mainstream availability makes these devices potentially dangerous to organisations, extending the information system beyond the frontiers of the traditional trusted perimeter. This white paper discusses the security issues surrounding the use of these devices. 22, rue Edouard Nieuport - 92150 Suresnes - Tel. : 01 42 04 95 95 - Fax : 01 42 04 95 87 SA au capital de 74 800 € - RCS Nanterre B 403 366 503 - APE 721Z 1 Cyber Risk Consulting Black Hat Briefings Europe 2004 White Paper : Smartphone Security Issues TABLE OF CONTENTS 1 INTRODUCTION ........................................................................................................................ 3 1.1 WHY SMARTPHONES? ............................................................................................................ 3 1.2 SMARTPHONE CARACTERISTICS............................................................................................. 3 1.3 SMARTPHONES AND WIRELESS NETWORKS............................................................................ 4 1.3.1 Bluetooth...........................................................................................................................
    [Show full text]
  • Radeon® X1550 Graphics Technology - GPU Specifications
    Radeon® X1550 Graphics Technology - GPU Specifications Advanced Image Quality Features • 64-bit floating point HDR rendering supported throughout the pipeline Features • Includes support for blending and multi-sample anti-aliasing • 105 million transistors on 90nm fabrication process • 32-bit integer HDR (10:10:10:2) format supported throughout the pipeline • Ultra-threaded architecture with fast dynamic branching • Includes support for blending and multi-sample anti-aliasing • 4 pixel shader processors • 2x/4x/6x Anti-Aliasing modes • 2 vertex shader processors • Multi-sample algorithm with gamma correction, programmable sparse sample • 128-bit 4-channel DDR2 memory interface, 64-bit/2-channel patterns, and centroid sampling configurations • New Adaptive Anti-Aliasing feature with Performance and Quality modes • Native PCI Express x16 bus interface, AGP 8x/4x, 3.3v PCI • Temporal Anti-Aliasing mode Note: AGP and PCI supported through bridge ASIC • Lossless Color Compression (up to 6:1) at all resolutions, including widescreen HDTV resolutions High Performance Memory Controller • 2x/4x/8x/16x Anisotropic Filtering modes • Fully associative texture, color, and Z/stencil cache designs • Up to 128-tap texture filtering • Hierarchical Z-buffer with Early Z test • Adaptive algorithm with Performance and Quality options • Lossless Z Compression (up to 48:1) • High resolution texture support (up to 4k x 4k) • Fast Z-Buffer Clear • Z/stencil xache optimized for real-time shadow rendering Avivo™ Video and Display Platform • High performance programmable
    [Show full text]
  • Video Streaming
    Video streaming a research on free video streaming technologies Jaromil dyne.org / rastasoft.org Table of Contents Introduction................................................................................................................................................1 We need CPU for compression .................................................................................................................2 We need bandwidth for distribution ........................................................................................................2 We need harddisk space for storage.........................................................................................................3 Distribution of video archives...................................................................................................................4 Embedded solutions...................................................................................................................................6 Streaming video software..........................................................................................................................8 About the author of this document ........................................................................................................10 Video streaming terms glossary..............................................................................................................11 Introduction Given the vast panorama of video technologies available nowadays, this research could fill up way too much paper in the
    [Show full text]