DOCSLIB.ORG

System Management Bus(Smbus)Specification

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
System Management Bus(Smbus)Specification System Management Bus (SMBus) Specification Version 3.1 19 Mar 2018 www.powerSIG.org © 2018 System Management Interface Forum, Inc. – All Rights Reserved Filename: SMBus 3_1_20180319.docx Last Saved: 19 March 2018 09:31 System Management Bus (SMBus) Specification Version 3.1 This specification is provided “as is” with no warranties whatsoever, whether express, implied or statutory, including but not limited to any warranty of merchantability, non-infringement or fitness for any particular purpose, or any warranty otherwise arising out of any proposal, specification or sample. In no event will any specification co-owner be liable to any other party for any loss of profits, loss of use, incidental, consequential, indirect or special damages arising out of this specification, whether or not such party had advance notice of the possibility of such damages. Further, no warranty or representation is made or implied relative to freedom from infringement of any third party patents when practicing the specification. Other product and corporate names may be trademarks of other companies and are used only for explanation and to the owner’s benefit, without intent to infringe. Revision No. Date Notes Editor 1.0 15 Feb 1995 General Release Robert Dunstan 1.1 11 Dec 1998 Version 1.1 Release Robert Dunstan 2.0 3 Aug 2000 Version 2.0 Release Robert Dunstan 3.0 20 Dec 2014 Version 3.0 Release Robert V. White Embedded Power Labs 3.1 19 Mar 2018 Version 3.1 Release Robert V. White Embedded Power Labs Questions and comments regarding this For additional information on Smart Battery System specification may be forwarded to: Specifications, visit the SBS Implementer’s Forum [email protected] (SBS-IF) at: www.sbs-forum.org © 2018 System Management Interface Forum, Inc. 2 of 85 All Rights Reserved System Management Bus (SMBus) Specification Version 3.1 Table of Contents 1. Introduction ............................................................................................................................................. 7 1.1 Overview .................................................................................................................................... 7 1.2 Audience .................................................................................................................................... 7 1.3 Scope ......................................................................................................................................... 7 1.4 Organization of this document ................................................................................................... 7 2. Related Documents And Reference Information .................................................................................... 8 2.1 Scope ......................................................................................................................................... 8 2.2 Applicable Documents ............................................................................................................... 8 2.3 Reference Documents ............................................................................................................... 8 2.4 Definitions Of Terms .................................................................................................................. 9 2.5 Conventions ............................................................................................................................. 10 2.5.1 Numeric formats ...................................................................................................... 10 2.5.2 SMBus addresses ................................................................................................... 11 2.5.3 Transaction protocol diagrams ................................................................................ 11 3. General Characteristics ........................................................................................................................ 13 4. Layer 1 – The Physical Layer ............................................................................................................... 14 4.1 Electrical Characteristics Of SMBus Devices – Two Discrete Worlds .................................... 14 4.2 SMBus Common AC specifications ......................................................................................... 15 4.2.1 General timing conditions ........................................................................................ 20 4.2.2 Device timeout definitions and conditions ............................................................... 20 4.2.3 Master device clock extension definitions and conditions....................................... 20 4.2.4 Slave device clock extension .................................................................................. 21 4.2.5 SMBDAT low timeout .............................................................................................. 21 4.3 DC Specifications .................................................................................................................... 21 4.3.1 Supply voltage requirements ................................................................................... 22 4.3.2 SMBus branch circuit model ................................................................................... 22 4.3.3 Low Power DC parameters ........................................................................................ 23 4.3.4 High Power DC specifications ................................................................................. 24 4.3.5 Additional common Low and High Power specifications ......................................... 26 5. Layer 2 – The Data Link Layer ............................................................................................................. 27 5.1 Bit Transfers ............................................................................................................................ 27 5.1.1 Data validity ............................................................................................................. 27 5.1.2 START and STOP conditions ................................................................................. 27 5.1.3 Bus idle condition .................................................................................................... 28 5.2 Data Transfers On SMBus ...................................................................................................... 28 5.3 Clock Generation And Arbitration ............................................................................................ 29 5.3.1 Synchronization ....................................................................................................... 29 5.3.2 Arbitration ................................................................................................................ 30 5.3.3 Clock low extending ................................................................................................ 31 5.4 Data Transfer Formats ............................................................................................................ 33 6. Layer 3 – Network layer ........................................................................................................................ 33 6.1 Usage Model............................................................................................................................ 33 6.1.1 Master devices ........................................................................................................ 33 6.1.2 Slave devices .......................................................................................................... 34 6.1.3 Host ......................................................................................................................... 34 6.2 Device Identification – Slave Address ..................................................................................... 34 © 2018 System Management Interface Forum, Inc. 3 of 85 All Rights Reserved System Management Bus (SMBus) Specification Version 3.1 6.2.1 Uniqueness required ............................................................................................... 34 6.2.2 SMBus address types ............................................................................................. 34 6.3 Using A Device ........................................................................................................................ 36 6.4 Packet Error Checking ............................................................................................................. 36 6.4.1 Packet error checking implementation .................................................................... 36 6.5 Bus Protocols........................................................................................................................... 38 6.5.1 Quick Command ...................................................................................................... 38 6.5.2 Send Byte ................................................................................................................ 38 6.5.3 Receive Byte ........................................................................................................... 39 6.5.4 Write Byte/Word ...................................................................................................... 39 6.5.5 Read Byte/Word ...................................................................................................... 40 6.5.6 Process Call ...........................................................................................................
Load more

Recommended publications
  • Allgemeines Abkürzungsverzeichnis
    Allgemeines Abkürzungsverzeichnis L.
    [Show full text]
  • Dell EMC Poweredge T340 Technical Guide
    Dell EMC PowerEdge T340 Technical Guide Regulatory Model: E60S Regulatory Type: E60S001 Dec. 2020 Rev. A07 Notes, cautions, and warnings NOTE: A NOTE indicates important information that helps you make better use of your product. CAUTION: A CAUTION indicates either potential damage to hardware or loss of data and tells you how to avoid the problem. WARNING: A WARNING indicates a potential for property damage, personal injury, or death. © 2018 - 2020 Dell Inc. or its subsidiaries. All rights reserved. Dell, EMC, and other trademarks are trademarks of Dell Inc. or its subsidiaries. Other trademarks may be trademarks of their respective owners. 1 Product Overview Topics: • Introduction • New technologies Introduction The Dell EMC PowerEdge T340 is the reliable, easy to manage, and scalable 1-socket tower server for growing businesses and remote offices/ branch offices. New technologies The PowerEdge T340 equipped with Intel® Xeon® E-2100 and E-2200 product family processors support to help run applications faster and support for full-feature remote management (iDRAC9). The T340 is versatile enough to address many customer segments and workloads. Target workloads include ● Small and medium businesses and organizations: Collaboration/sharing productivity applications, databases, web serving, backup/recovery, and mail and messaging. ● ROBO: Applications and workloads specific to the particular industry, e.g. Retail, Healthcare, Finance, Education, etc. The following table shows the list of new technologies offered by the PowerEdge T340: New Technologies Detailed Descriptions Intel® C246 series chipset Please refer to the chipset section for details. Intel® Xeon® processor E- 2100 and E-2200 Product The Intel® processor that works with Intel® C246 series Family chipset.
    [Show full text]
  • 3. System Management Bus
    Input/Output Systems and Peripheral Devices 1 3. SYSTEM MANAGEMENT BUS This laboratory work presents the System Management Bus (SMBus). After an over- view of SMBus, bit and data transfers are described, the bus arbitration procedure is present- ed, the differences between SMBus and the I2C bus are highlighted, and several command protocols are detailed. Next, the Intel SMBus controller is presented, including its registers and commands, as well as its use with I2C devices. The applications aim to detect the devices connected to the computer’s SMBus, read the contents of SPD memories present in the sys- tem, and decode the contents of these memories. 3.1. Overview of SMBus System Management Bus (SMBus) is a simple serial bus with only two signal lines. This bus can be used for communication between various system devices and between these devices and the rest of a system. The operating principles of SMBus are similar to those of the I2C bus. There are, however, several differences between the two buses, differences which will be presented later. SMBus represents a control bus for system management and power management op- erations. A system may use the SMBus to transfer messages to and from various devices in- stead of using individual control lines, which allows to reduce pin count and interconnection wires. A device may use the SMBus to provide manufacturer information, provide the device model number, report different types of errors, accept control parameters, and return the de- vice status. SMBus was initially proposed by Intel as a link between an intelligent battery, a charger for the battery and a microcontroller that communicates with the rest of the system.
    [Show full text]
  • EPC612D8A-TB EPC612D8A EPC612D8 User Manual
    EPC612D8A-TB EPC612D8A EPC612D8 User Manual Version 1.1 Published August 2016 Copyright©2016 ASRock Rack INC. All rights reserved. Version 1.1 Published October 2016 Copyright©2016 ASRock Rack Inc. All rights reserved. Copyright Notice: No part of this documentation may be reproduced, transcribed, transmitted, or translated in any language, in any form or by any means, except duplication of documentation by the purchaser for backup purpose, without written consent of ASRock Rack Inc. Products and corporate names appearing in this documentation may or may not be registered trademarks or copyrights of their respective companies, and are used only for identification or explanation and to the owners’ benefit, without intent to infringe. Disclaimer: Specifications and information contained in this documentation are furnished for informational use only and subject to change without notice, and should not be constructed as a commitment by ASRock Rack. ASRock Rack assumes no responsibility for any errors or omissions that may appear in this documentation. With respect to the contents of this documentation, ASRock Rack does not provide warranty of any kind, either expressed or implied, including but not limited to the implied warranties or conditions of merchantability or fitness for a particular purpose. In no event shall ASRock Rack, its directors, officers, employees, or agents be liable for any indirect, special, incidental, or consequential damages (including damages for loss of profits, loss of business, loss of data, interruption of business and the like), even if ASRock Rack has been advised of the possibility of such damages arising from any defect or error in the documentation or product.
    [Show full text]
  • Coreboot - the Free Firmware
    coreboot - the free firmware vimacs <https://vimacs.lcpu.club> Linux Club of Peking University May 19th, 2018 . vimacs (LCPU) coreboot - the free firmware May 19th, 2018 1 / 77 License This work is licensed under the Creative Commons Attribution 4.0 International License. To view a copy of this license, visit http://creativecommons.org/licenses/by/4.0/. You can find the source code of this presentation at: https://git.wehack.space/coreboot-talk/ . vimacs (LCPU) coreboot - the free firmware May 19th, 2018 2 / 77 Index 1 What is coreboot? History Why use coreboot 2 How coreboot works 3 Building and using coreboot Building Flashing 4 Utilities and Debugging 5 Join the community . vimacs (LCPU) coreboot - the free firmware May 19th, 2018 3 / 77 Index 6 Porting coreboot with autoport ASRock B75 Pro3-M Sandy/Ivy Bridge HP Elitebooks Dell Latitude E6230 7 References . vimacs (LCPU) coreboot - the free firmware May 19th, 2018 4 / 77 1 What is coreboot? History Why use coreboot 2 How coreboot works 3 Building and using coreboot Building Flashing 4 Utilities and Debugging 5 Join the community . vimacs (LCPU) coreboot - the free firmware May 19th, 2018 5 / 77 What is coreboot? coreboot is an extended firmware platform that delivers a lightning fast and secure boot experience on modern computers and embedded systems. As an Open Source project it provides auditability and maximum control over technology. The word ’coreboot’ should always be written in lowercase, even at the start of a sentence. vimacs (LCPU) coreboot - the free firmware May 19th, 2018 6 / 77 History: from LinuxBIOS to coreboot coreboot has a very long history, stretching back more than 18 years to when it was known as LinuxBIOS.
    [Show full text]
  • SBIR Program Document
    Topic Index and Description A20-101 Continuous Flow Recrystallization of Energetic Nitramines A20-102 Deep Neural Network Learning Based Tools for Embedded Systems Under Side Channel Attacks A20-103 Beyond Li-Ion Batteries in Electric Vehicles (EV) A20-104 Wireless Power transfer A20-105 Direct Wall Shear Stress Measurement for Rotor Blades A20-106 Electronically-Tunable, Low Loss Microwave Thin-film Ferroelectric Phase-Shifter A20-107 Automated Imagery Annotation and Segmentation for Military Tactical Objects A20-108 Multi-Solution Precision Location Determination System to be Operational in a Global Positioning System (GPS) Denied Environment for Static, Dynamic and Autonomous Systems under Test A20-109 Environmentally Adaptive Free-Space Optical Communication A20-110 Localized High Bandwidth Wireless Secure Mesh Network A20-111 Non-Destructive Evaluation of Bonded Interface of Cold Spray Additive Repair A20-112 Compact, High Performance Engines for Air Launched Effects UAS A20-113 Optical Based Health Usage and Monitoring System (HUMS) A20-114 3-D Microfabrication for In-Plane Optical MEMS Inertial Sensors A20-115 Using Artificial Intelligence to Optimize Missile Sustainment Trade-offs A20-116 Distributed Beamforming for Non-Developmental Waveforms A20-117 Lens Antennas for Resilient Satellite Communications (SATCOM) on Ground Tactical Vehicles A20-118 Novel, Low SWaP-C Unattended Ground Sensors for Relevant SA in A2AD Environments A20-119 Efficient Near Field Charge Transfer Mediated Infrared Detectors A20-120 Very Small Pixel Uncooled
    [Show full text]
  • Dell EMC Poweredge C4140 Technical Guide
    Dell EMC PowerEdge C4140 Technical Guide Regulatory Model: E53S Series Regulatory Type: E53S001 Notes, cautions, and warnings NOTE: A NOTE indicates important information that helps you make better use of your product. CAUTION: A CAUTION indicates either potential damage to hardware or loss of data and tells you how to avoid the problem. WARNING: A WARNING indicates a potential for property damage, personal injury, or death. © 2017 - 2019 Dell Inc. or its subsidiaries. All rights reserved. Dell, EMC, and other trademarks are trademarks of Dell Inc. or its subsidiaries. Other trademarks may be trademarks of their respective owners. 2019 - 09 Rev. A00 Contents 1 System overview ......................................................................................................................... 5 Introduction............................................................................................................................................................................ 5 New technologies.................................................................................................................................................................. 5 2 System features...........................................................................................................................7 Specifications......................................................................................................................................................................... 7 Product comparison.............................................................................................................................................................
    [Show full text]
  • A MICROCHIP TECHNOLOGY INC. PUBLICATION Intruder Proof
    A MICROCHIP TECHNOLOGY INC. PUBLICATION SEPT/OCT 2015 Intruder Proof Driving the 8-bit Bidirectional 6 19 MCU Evolution 27 IoT A MICROCHIP TECHNOLOGY INC. PUBLICATION SEPT/OCT 2015 COVER STORY NEW TOOLS Driving the 8-bit MCU Evolution 4 Satisfy Your Curiosity 19 New Development Board Provides Cost-Effective and Fully Integrated Entry into Designing with Microchip’s 8-bit PIC® Microcontrollers TECHNOLOGY 21 MOST® Technology in the News NEW PRODUCTS 6 Intruder Proof Latest Family of eXtreme Low Power PIC Microcontrollers DESIGN CORNER Offers Double the Flash Memory and New Security Options 23 Tired of Embedded Design Bottlenecks? 8 More to Love New Additions to Popular PIC32MX and PIC32MZ 25 Overcoming a Noisy World Families Offer Wide Variety of Features for Designers of Next-Generation Embedded Systems 27 Bidirectional IoT 10 A Connector Revolution 29 Blast Off! Cost-Effective UTC2000 Supports Radically Updated USB-C™ Connector 32 Defying the Odds 11 Seamless Migration New Family of Highly Configurable, Low-Power Embedded DEV TOOL DEALS Controllers Allows Mobile Computing Designers to Easily A Harvest of Savings Reuse IP Across Multiple x86 Platforms 22 13 Advanced Industrial Connectivity Enhanced Industrial Ethernet Switches Feature IEEE 1588-2008 Precision Time Protocol and Low-Power Options Is it Hot in Here? 15 contents Save Design Effort, Space and Cost with the New MCP9600 Integrated Thermocouple to Degrees Celsius Converter 17 Simple Solution Industry’s First MOST150 Coaxial Transceiver Enables Powerful, Robust and Cost-Efficient Automotive Infotainment Networks The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MOST, MPLAB, mTouch, PIC, PICmicro, PICSTART, PIC32 logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A.
    [Show full text]
  • System Management Bus (Smbus) Specification Version 2.0
    System Management Bus (SMBus) Specification Version 2.0 System Management Bus (SMBus) Specification Version 2.0 August 3, 2000 SBS Implementers Forum Copyright 1994, 1995, 1998, 2000 Duracell, Inc., Energizer Power Systems, Inc., Fujitsu, Ltd., Intel Corporation, Linear Technology Inc., Maxim Integrated Products, Mitsubishi Electric Semiconductor Company, PowerSmart, Inc., Toshiba Battery Co. Ltd., Unitrode Corporation, USAR Systems, Inc. All rights reserved. SBS Implementers Forum 1 System Management Bus (SMBus) Specification Version 2.0 THIS SPECIFICATION IS PROVIDED “AS IS” WITH NO WARRANTIES WHATSOEVER, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT LIMITED TO ANY WARRANTY OF MERCHANTABILITY, NONINFRINGEMENT OR FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION OR SAMPLE. IN NO EVENT WILL ANY SPECIFICATION CO-OWNER BE LIABLE TO ANY OTHER PARTY FOR ANY LOSS OF PROFITS, LOSS OF USE, INCIDENTAL, CONSEQUENTIAL, INDIRECT OR SPECIAL DAMAGES ARISING OUT OF THIS SPECIFICATION, WHETHER OR NOT SUCH PARTY HAD ADVANCE NOTICE OF THE POSSIBILITY OF SUCH DAMAGES. FURTHER, NO WARRANTY OR REPRESENTATION IS MADE OR IMPLIED RELATIVE TO FREEDOM FROM INFRINGEMENT OF ANY THIRD PARTY PATENTS WHEN PRACTICING THE SPECIFICATION. * Other product and corporate names may be trademarks of other companies and are used only for explanation and to the owner’s benefit, without intent to infringe. Revision No. Date Notes 1.0 2/15/95 General Release 1.1 12/11/98 Version 1.1 Release 2.0 8/3/00 Version 2.0 Release Questions and comments regarding this For additional information on Smart specification may be forwarded to: Battery System Specifications, visit the [email protected] SBS Implementer’s Forum (SBS-IF) at: www.sbs-forum.org SBS Implementers Forum 2 System Management Bus (SMBus) Specification Version 2.0 Table of Contents 1.
    [Show full text]
  • Hello, and Welcome to This Presentation of the STM32 I²C Interface
    Hello, and welcome to this presentation of the STM32 I²C interface. It covers the main features of this communication interface, which is widely used to connect devices such as microcontrollers, sensors, and serial interface memories. 1 The I²C interface is compliant with the NXP I2C-bus specification and user manual, Revision 3; the SMBus System Management Bus Specification, Revision 2; and the PMBus Power System Management Protocol Specification, Revision 1.1. This peripheral provides an easy-to-use interface, with very simple software programming, and full timing flexibility. Additionally, the I²C peripheral is functional in low-power stop modes. 2 The I²C peripheral supports multi-master and slave modes. The I²C IO pins must be configured in open-drain mode. The logic high level is driven by an external pull-up. The I²C alternate functions are available on IO pins supplied by VDD, which can be from 1.71 to 3.6 volts, and on IO pins supplied by VDDIO2, which can be from 1.08 to 3.6 volts. This allows communication with external chips at voltages different from the STM32L4 main power supply. A typical use case is communication with an application processor in sensor hub applications. The IO pins support the 20 mA output drive required for Fast mode Plus. The peripheral controls all I²C bus-specific sequencing, protocol, arbitration and timing values. 7- and 10-bit addressing modes are supported, and multiple 7-bit addresses can be supported in the same 3 application. The peripheral supports slave clock stretching and clock stretching from slave can be disabled by software.
    [Show full text]
  • Dell Trusted Device Below the OS Whitepaper
    Client Solutions Dell Trusted Device: BIOS Security An introduction to the Dell Trusted Device BIOS and security features. Author: Rick Martinez © 2020 Dell Inc. or its subsidiaries. All Rights Reserved. Dell, EMC and other trademarks are trademarks of Dell Inc. or its subsidiaries. Other trademarks may be trademarks of their respective owners. Initial Release – September 2020 Table of Contents Executive summary 3 The Key Elements of Dell BIOS Security 4 What is BIOS? What is UEFI? . 4 The Importance of “Below the OS” Security . 5 NIST Cybersecurity Framework . 6 Identify 6 Identity and Asset Management Tags . 6 SDL 7 Secure Design Processes and SDL . 8 Industry Affiliations . .8 “Below the OS” Threat Modeling . 8 Protect 9 The PC Boot Process . 9 UEFI Secure Boot Expert Mode . 11 Signed Firmware Update. .11 NIST SP800-147 Support . 12 Mitigating SMM Threats with Intel BIOS Guard . 12 What is SMM? . 12 Mitigation: Intel BIOS Guard . 13 BIOS Patch Management . 13 BIOS Downgrade Protection . 14 Embedded Controller: Signed Firmware . 14 Protecting BIOS Configuration. 14 Protecting BIOS at Runtime . 17 Detect 19 Intel Boot Guard . 19 SafeBIOS Verification . 20 BIOS Indicators of Attack . 21 Chassis Intrusion . 22 TCG Measured Boot . 22 Recover 24 Embedded Controller Recovery . 24 BIOS Recovery . 24 Dell Data Wipe . 26 Supply Chain Assurance 27 Protected Signing Infrastructure. 27 The Future of Security 28 Appendix 29 Referenced Links. 29 Learn More 30 Acknowledgements . 30 About the author. 30 Executive summary Computer security is a multi-billion dollar business with thousands of companies competing for organizations’ attention and enterprise dollars. Dell Technologies has created an innovative and effective portfolio of technologies and solutions in this industry to help organizations secure their enterprises.
    [Show full text]
  • Dspic® Digital Signal Controllers
    dsPIC® Digital Signal Controllers dsPIC® Digital Signal Controllers www.microchip.com/DSC Digital Signal Controller Solutions Building on the legacy of Microchip’s world-leading 8-bit PIC® microcontrollers, 16-bit dsPIC® Digital Signal Controllers (DSCs) deliver a large product portfolio to make your demanding applications more competitive by providing lower system cost and improved effi ciency. A Digital Signal Controller (DSC) is a single-chip embedded controller that seamlessly integrates the control attributes of a microcontroller (MCU) with the computation and throughput capabilities of a Digital Signal Processor (DSP). Reduce Development Risk Save System Cost Natural step up for 8-bit MCU users needing more Simplify your design through integration performance/memory and effi ciency ■ Industry’s largest DSC portfolio for optimal product fi t ■ Best in class ‘C’ effi ciency enables reduced Flash size ■ Extensive software and application design support ■ Low pin count packages provide lower product cost ■ Same Integrated Development Environment for ■ Replace complex analog fi lters with digital fi lters 8/16/32-bit MCUs ■ Highly Integrated DSCs reduce external components ■ Extensive web seminars and training courses Discover New Design Options Complete Project on Schedule Transform ideas into reality Leverage existing software, unprecedented ■ Add powerful features with DSC capabilities compatibility and powerful graphical tools ■ Employ advanced algorithms to improve effi ciency ■ Free software, code examples and peripheral libraries ■ Explore
    [Show full text]