AIDA-C: Analog IC Design Optimization Embedding Ngspice As the Evaluation Engine

Total Page:16

File Type:pdf, Size:1020Kb

AIDA-C: Analog IC Design Optimization Embedding Ngspice As the Evaluation Engine AIDA-C: Analog IC Design Optimization Embedding NGSpice as the Evaluation Engine Catarina Figueiredo Aleixo Thesis to obtain the Master of Science Degree in Electrical and Computer Engineering Supervisors: Prof. Nuno Cavaco Gomes Horta Prof. Rui Santos Tavares Examination Comittee: Chairperson: Prof. Teresa Maria Sá Ferreira Vazão Vasques Supervisors: Prof. Nuno Cavaco Gomes Horta Member of the Committee: Prof. Manuel Fernando Martins de Barros November 2019 ii Declaration I declare that this document is an original work of my own authorship and that it fulfils all the requirements of the Code of Conduct and Good Practices of the Universidade de Lisboa. iii iv Acknowledgments I would like to thank the Integrated Circuits group from Instituto de Telecomunicações for all the support given during the development of this work. I would like to give a special thanks to my parents and my sister for being always by my side and for the way they raised me. Lastly, I would like also to thank my boyfriend Valter, for always supporting and helping me. v vi Resumo Na automatização do dimensionamento de circuitos integrados analógicos duas abordagens podem ser seguidas: knowledge-based ou optimization-based, sendo que a última é ainda subdividida em duas categorias, equation-based ou simulation-based. Relativamente ao dimensionamento baseado em simulações, o método de avaliação é sustentado num simulador de circuitos, como é o caso do AIDA- C, um otimizador de circuitos integrados analógicos. O trabalho desenvolvido ao longo desta tese visa integrar um simulador de circuitos open-source, nomeadamente o NGSpice, no AIDA, que atualmente utiliza o ELDO, um simualdor comercial. Para verificar que comandos devem ser invocados no NGSpice, para que os valores obtidos para as várias medidas sejam o mais próximas possível dos valores obtidos no ELDO, várias netlists foram simuladas em ambos os simuladores, para garantir que os outputs obtidos são bastante similares. Integrar o NGSpice no AIDA requereu o desenvolvimento de uma interface, visto que o ficheiro de saída do NGSpice não é compatível com o ficheiro que o AIDA espera receber com todas as medidas e os seus respetivos valores. Esta interface foi desenvolvida em Python e permite executar várias simulações em paralelo. O paralelismo desta interface permite aumentar o seu desempenho, culmatando as limitações do NGSpice, principalmente quando são simulados corners. Foi feita uma análise estatística aos resultados obtidos, onde se obtiveram intervalos de confiança a 95% para os erros relativos de cada uma das medidas obtidas, onde se provou que o NGSpice pode substituir o ELDO como simulador do AIDA. É preciso ter em consideração que os resultados obtidos pelo AIDA em cada otimização variam, não só entre simuladores, mas também entre simulações, para o mesmo simulador, visto que o algoritmo desenvolvido é baseado num processo estocástico, pelo que, para ser possível comparar diretamente os dois simuladores de forma justa e equitativa, os pontos simulados no ELDO foram posteriormente simulados no NGSpice e vice- versa. vii viii Abstract Two distinct approaches can be followed when automatizing analog IC sizing: knowledge-based or optimization-based. The latter is subdivided into two categories: equation-based and simulation-based. Simulation-based sizing uses a circuit simulator as evaluation engine, which is the case of AIDA-C, an Analog Integrated Circuit Design Automation environment. The work developed throughout this thesis aims to integrate an open source circuits simulator, namely the NGSpice, into AIDA, which currently uses ELDO as its simulation engine. Multiple netlists were run in NGSpice in order to check which simulation commands should be invoked, to guarantee that the corresponding outputs match with ELDO’s outputs. Integrating NGSpice into AIDA required the development of an interface, since the latter has a specific input format which is not compatible with NGSpice’s output. This interface is written in Python and is able to run multiple netlists in parallel. The parallelism allows to increase the interface performance, which had to overcome NGSpice limitations, particularly when running corners. The results obtained were analysed statistically, where 95% confidence intervals for the relative errors of each performance measure were obtained, proving that NGSpice can be AIDA’s simulation engine. AIDA’s outputs always differ among optimizations, even using the same simulator, due to the algorithm used, which is based on a stochastic process. Taking this into account, to fairly compare both simulators the points simulated in ELDO were then simulated in NGSpice, and vice-versa. ix x Table of Contents Introduction........................................................................................................................................ 1 1.1 Motivation .................................................................................................................................. 1 1.2 Circuit-level EDA ........................................................................................................................ 2 1.3 Challenges and Benefits of an Open Source Evaluation Engine ............................................... 3 1.4 Goals ......................................................................................................................................... 3 1.5 Document Outline ...................................................................................................................... 4 Related Work and AIDA Framework ................................................................................................. 5 2.1 Optimization-based EDA Tools .................................................................................................. 5 2.2 AIDA Framework ....................................................................................................................... 6 2.3 Evaluation Engines .................................................................................................................... 8 2.3.1 Summary ......................................................................................................................... 9 2.4 Conclusions ............................................................................................................................. 10 NGSpice Evaluation ........................................................................................................................ 11 3.1 Requirements .......................................................................................................................... 11 3.2 NGSpice Execution Modes ...................................................................................................... 12 3.3 NGSpice Parameter Level ....................................................................................................... 13 3.4 NGSpice and ELDO Netlists .................................................................................................... 13 3.5 NGSpice and Corners Simulation ............................................................................................ 18 3.6 NGSpice Alterparam ................................................................................................................ 23 3.7 Conclusions ............................................................................................................................. 25 Proposed Solution Architecture and Implementation ....................................................................... 27 4.1 Workflow of The Proposed Solution ......................................................................................... 27 4.1.1 Calculate Measures ....................................................................................................... 29 4.1.2 Run Corners .................................................................................................................. 29 4.1.3 Output File ..................................................................................................................... 30 4.1.4 Change Parameter Values ............................................................................................ 30 4.1.5 Interface Development Language .................................................................................. 31 4.2 Implementation Details ............................................................................................................ 32 4.2.1 Run ACEI ....................................................................................................................... 32 4.2.2 Netlists Generation to Run Corners ............................................................................... 33 4.2.3 Run Each Corner ........................................................................................................... 36 4.2.4 Generate Output File ..................................................................................................... 38 4.3 Conclusions ............................................................................................................................. 40 xi Results ............................................................................................................................................ 41 5.1 Circuits Optimization ................................................................................................................ 41 5.2 NGSpice vs ELDO ..................................................................................................................
Recommended publications
  • Circuit Design and Analysis Temel Elektrik Mühendisli Ği, Cilt 1 , Fitzgerald
    Course Plan Ankara University Credit: 4 ECTS Engineering Faculty Class: Lecture: 3 hours Department of Engineering Physics Problem Hours: 0 Lab: 0 PEN207 Class Hours: Monday 09:30-12:15 (3 hours) CIRCUIT DESIGN AND Classroom: Seminar Hall (Seminer Salonu) ANALYSIS Office Hours: Friday 11:00-12:00 (Circuit Theory) Attendance: Mandatory Exams: Midterm (one midterm exam) % 30 Prof. Dr. Hüseyin Sarı Final Exam % 80 Passing Grade: 60 (C3) or higher 3 Course Materials and Textbook(s) Ankara University Engineering Faculty, Lecture notes (Ppoint): Dept. of Engineering Physics huseyinsari.net.tr Desler Circuit Design & Analysis (http://huseyinsari.net.tr/ders-pen207.htm) 2019 Fall Main book: PEN207 Circuit Design and Analysis Temel Elektrik Mühendisli ği, Cilt 1 , Fitzgerald. A. E. Higginbotham D. E.,Grabel A. Instructor : Prof. Dr. Hüseyin Sarı (Editor: Prof. Dr. Kerim Kıymaç, 3.Edition) A.U. Engineering Faculty, Dept. of Eng. Physics Office: Department of Eng. Phy., B-Block, Room:105 E-mail: [email protected][email protected] web: www.huseyinsari.net.tr Phone: (312) 203 3424 (office) ● 536 295 3555 (cell) 2 4 PEN207-Circuit Design & Analysis:Introduction 1 Textbooks Textbooks-Turkish Recommended Textbooks-1: Recommended (Turkish)Textbooks-3: Introductory Electric Circuits Schaum's Outline of Basic Circuit Elektrik Devreleri Elektrik Devreleri Elektrik Devreleri-I Circuit Analysis James W. Nilsson, James W. Nilsson, (Ders Kitabı ) - Teori ve Çözümlü Robert L. Boylestad Susan Riedel Analysis, 2nd Edition John O'Malley Susan Riedel Problem Çözümleri Örnekler Pearson Int. Edition 6th Ed. Palme Yayınevi (In library) (In library) (In library) Turgut İkiz , Ali Bekir Yıldız Papatya Bilim Yayınları Volga Yayıncılık 5 7 Textbooks Textbooks-Turkish Recommended Textbooks-2: Recommended (Turkish)Textbooks-4: Introduction to Electrical Schaum's Outline of Do ğru Akım Devreleri ve Electric Circuits Engineering: 3000 Solved Problem Çözümleri Richard C.
    [Show full text]
  • SPICE 1: Tutorial
    SPICE 1: Tutorial Chris Winstead January 15, 2015 Chris Winstead SPICE 1: Tutorial January 15, 2015 1 / 28 Getting Started SPICE is designed to run as a classic console tool, aka a terminal command. If you are unfamiliar with the Linux terminal, you should spend some time to get acquainted with basic terminal commands, and how to organize and navigate directory structures (a directory is often called a \folder"). I prepared a quick-start terminal tutorial that you can review here: https://electronics.wiki.usu.edu/Linux_Tutorial If you plan to use NGSpice in the lab (which I recommend), then you may want to check out our NGSpice wiki page: https://electronics.wiki.usu.edu/NGSpice You can also find NGSpice information and the full manual here: http://ngspice.sourceforge.net/ You will also need to choose a text editor for preparing your SPICE files. I like to use Emacs (it has an optional SPICE mode that is pretty handy). Most students prefer to use GEdit. You can launch these editors from the terminal. Chris Winstead SPICE 1: Tutorial January 15, 2015 2 / 28 Creating a Project First, you'll want to open a terminal window and create a directory tree for your work this semester. You could setup your directory tree using these commands: cd mkdir 3410 cd 3410 mkdir spice cd spice mkdir lab1 cd lab1 Here the cd command is used to change directories, and the mkdir command is used to create a directory. Chris Winstead SPICE 1: Tutorial January 15, 2015 3 / 28 Create a new SPICE file SPICE files (often called \decks" for historical reasons) are plain text files.
    [Show full text]
  • NGSPICE: Circuit Simulator User Guide for ECE 391
    NGSPICE: Circuit Simulator User guide for ECE 391 Last Updated: August 2015 Preface This user guide contains several page references to the ngspice re-work manual version 26. The official ngspice manual can be found at http://ngspice.sourceforge.net/ as well as older ver- sions available for download. Oregon State University i Acknowledgments Oregon State University ii Contents Preface i Acknowledgments ii 1 Introduction 1 2 How to Install Ngspice 1 2.1 Mac OS X . .1 2.2 Linux Distros . .2 2.3 Windows . .3 2.4 Alternative Method - remotely (PuTTY) . .3 3 How to Run Ngspice 3 3.1 Using PuTTY . .3 3.2 Using Windows . .4 4 Ngspice Overview 5 4.1 Getting Started . .5 4.2 Creating a Netlist . .6 4.3 Creating Circuit Elements . .7 5 Transmissions Lines 10 5.1 Transmission Line (lossless) . 10 5.1.1 Voltage Sources . 10 5.1.2 Creating a Transmission Line . 11 5.2 Transmission Lines (lossy) . 14 6 Subcircuits 16 6.1 Creating a Subcircuit . 17 7 AC - Standing Waves 21 7.1 Standing Wave Examples . 21 7.2 Standing Wave plots . 22 Ngspice User Guide - ECE 391 1 Introduction This ngspice user guide has been developed for the ECE 391 course at Oregon State University to assist students to further their understanding on the behavior of transmission lines. This guide covers the basic concepts to using ngspice to simulate ideal (lossless) and non-ideal (lossy) trans- mission lines in DC/AC circuits and other related topics discussed in the course. This user guide summarizes the useful, pertinent information from the near 600 page ngspice manual needed to run the ngspice simulator for this course, while adding several extra examples.
    [Show full text]
  • Circuit Optimisation Using Device Layout Motifs
    Circuit Optimisation using Device Layout Motifs Yang Xiao Ph.D. University of York Electronics July 2015 Abstract Circuit designers face great challenges as CMOS devices continue to scale to nano dimensions, in particular, stochastic variability caused by the physical properties of transistors. Stochas- tic variability is an undesired and uncertain component caused by fundamental phenomena associated with device structure evolution, which cannot be avoided during the manufac- turing process. In order to examine the problem of variability at atomic levels, the `Motif ' concept, defined as a set of repeating patterns of fundamental geometrical forms used as design units, is proposed to capture the presence of statistical variability and improve the device/circuit layout regularity. A set of 3D motifs with stochastic variability are investigated and performed by technology computer aided design simulations. The statistical motifs compact model is used to bridge between device technology and circuit design. The statistical variability information is transferred into motifs' compact model in order to facilitate variation-aware circuit designs. The uniform motif compact model extraction is performed by a novel two-step evolutionary algorithm. The proposed extraction method overcomes the drawbacks of conventional extraction methods of poor convergence without good initial conditions and the difficulty of simulating multi-objective optimisations. After uniform motif compact models are obtained, the statistical variability information is injected into these compact models to generate the final motif statistical variability model. The thesis also considers the influence of different choices of motif for each device on cir- cuit performance and its statistical variability characteristics. A set of basic logic gates is constructed using different motif choices.
    [Show full text]
  • Senior Design I Report
    © © hand and use every day. As the technology advances, we come up with new ways to make our lives safer and easier. Robotic systems are one of the very needs. One of the applications of these system deals with automatic detection of specific objects of interest. Object detection is mainly used for safety systems and military operations. In this project, our goal is to design an autonomous vehicle that is armed with a high-power laser gun. The robot is designed to detect balloons of specific color and eliminate them using a laser beam. This system is considered a prototype of a larger scale detection system that can be employed in a battle field. The possibility of elimination of human soldiers can save many lives, and it can also improve the performance of military operations in the field. In the design and implementation of our robotic system, we paid careful attention to three main components that make the robotic system function properly. In the image processing portion of the design, we have implemented a color-based detection algorithm that detects the colors that are very distinct and solid. We made sure that the color object detected is in fact a balloon by performing a validation test based on areas. Using the results of the image processing and the inputs from the distance measuring and obstacle avoidance sensors, the vehicle automatically approaches the target of interest. Our robotic system is very robust to changes in illumination of the environment to some extent, and the control unit of the robot is solely based on software that is interactive with the sensors outside of the robot.
    [Show full text]
  • Scientific Tools for Linux
    Scientific Tools for Linux Ryan Curtin LUG@GT Ryan Curtin Getting your system to boot with initrd and initramfs - p. 1/41 Goals » Goals This presentation is intended to introduce you to the vast array Mathematical Tools of software available for scientific applications that run on Electrical Engineering Tools Linux. Software is available for electrical engineering, Chemistry Tools mathematics, chemistry, physics, biology, and other fields. Physics Tools Other Tools Questions? Ryan Curtin Getting your system to boot with initrd and initramfs - p. 2/41 Non-Free Mathematical Tools » Goals MATLAB (MathWorks) Mathematical Tools » Non-Free Mathematical Tools » MATLAB » Mathematica Mathematica (Wolfram Research) » Maple » Free Mathematical Tools » GNU Octave » mathomatic Maple (Maplesoft) »R » SAGE Electrical Engineering Tools S-Plus (Mathsoft) Chemistry Tools Physics Tools Other Tools Questions? Ryan Curtin Getting your system to boot with initrd and initramfs - p. 3/41 MATLAB » Goals MATLAB is a fully functional mathematics language Mathematical Tools » Non-Free Mathematical Tools You may be familiar with it from use in classes » MATLAB » Mathematica » Maple » Free Mathematical Tools » GNU Octave » mathomatic »R » SAGE Electrical Engineering Tools Chemistry Tools Physics Tools Other Tools Questions? Ryan Curtin Getting your system to boot with initrd and initramfs - p. 4/41 Mathematica » Goals Worksheet-based mathematics suite Mathematical Tools » Non-Free Mathematical Tools Linux versions can be buggy and bugfixes can be slow » MATLAB
    [Show full text]
  • Ngspice User's Manual (Version 32)
    Ngspice User’s Manual Version 32 (Describes ngspice release version) Holger Vogt, Marcel Hendrix, Paolo Nenzi May 2nd, 2020 2 Locations The project and download pages of ngspice may be found at Ngspice home page http://ngspice.sourceforge.net/ Project page at SourceForge http://sourceforge.net/projects/ngspice/ Download page at SourceForge http://sourceforge.net/projects/ngspice/files/ Git source download http://sourceforge.net/scm/?type=cvs&group_id=38962 Status This manual is a work in progress. Some to-dos are listed in Chapt. 24.3. More is surely needed. You are invited to report bugs, missing items, wrongly described items, bad English style, etc. How to use this Manual The manual is a “work in progress.” It may accompany a specific ngspice release, e.g. ngspice- 24 as manual version 24. If its name contains ‘Version xxplus’, it describes the actual code status, found at the date of issue in the Git Source Code Management (SCM) tool. This manual is intended to provide a complete description of ngspice’s functionality, features, commands, and procedures. This manual is not a book about learning SPICE usage, however the novice user may find some hints how to start using ngspice. Chapter 21.1 gives a short introduction how to set up and simulate a small circuit. Chapter 32 is about compiling and installing ngspice from a tarball or the actual Git source code, which you may find on the ngspice web pages. If you are running a specific Linux distribution, you may check if it provides ngspice as part of the package.
    [Show full text]
  • Ngspice User Manual
    Ngspice User’s Manual Version 35 plus (ngspice development version) Holger Vogt, Marcel Hendrix, Paolo Nenzi, Dietmar Warning September 27, 2021 2 Locations The project and download pages of ngspice may be found at Ngspice home page http://ngspice.sourceforge.net/ Project page at SourceForge http://sourceforge.net/projects/ngspice/ Download page at SourceForge https://sourceforge.net/projects/ngspice/files/ng-spice- rework/ Git source download https://sourceforge.net/p/ngspice/ngspice/ci/master/tree/ Status This manual is a work in progress. Some to-dos are listed in Chapt. 24.3. More is surely needed. You are invited to report bugs, missing items, wrongly described items, bad English style, etc. How to use this Manual The manual is a “work in progress.” It may accompany a specific ngspice release, e.g. ngspice-35 as manual version 35. If its name contains ‘Version xxplus’, it describes the actual code status, found at the date of issue in the Git Source Code Management (SCM) tool. This manual is intended to provide a complete description of ngspice’s functionality, features, commands, and procedures. This manual is not a book about learning SPICE usage, however the novice user may find some hints how to start using ngspice. Chapter 21.1 gives a short introduction how to set up and simulate a small circuit. Chapter 32 is about compiling and installing ngspice from a tarball or the actual Git source code, which you may find on the ngspice web pages. If you are running a specific Linux distribution, you may check if it provides ngspice as part of the package.
    [Show full text]
  • II. PSPICE Tutorial
    II. PSPICE Tutorial PSpice is a software tool for Spice simulation. This tutorial covers the use of OrCAD EE PSpice software package, i.e., Orcad Capture and PSpice Lite. You can download a student version of Orcad from http://www.orcad.com/buy/orcad-educational-program. The tutorial will cover few examples in increasing degree of difficulty. The examples will cover many details of SPICE. Example I Q-Point Analysis In this example we will construct a simple resistive circuit and measure the currents in, and voltages across, the different resistors. Start All Programs à cadence àOrCAD 16.6 Lite à OrCAD capture CIS Lite You will be prompted with an error message saying License was not found. Would you like to launch the lite version Click “Yes”. You can check don’t ask me again if you do not want to be bothered again. OrCAD capture CIS Lite windows appears Click on the project New in the getting started window, or File à New à Project. The new project windows appear Choose Analog or Mixed A/D Browse to the appropriate directory location, and name the project MySimpleCircuit Then OK. Create PSpice Project Window appears, choose “Create a blank project”, then OK. The following screen appears Expand mysimplecircuit.dsn then expand schematic and double click on page 1 Place part Place wire Select Place part Place wire Place net alias Place ground You will get the schematic page, with a ground node in it and text to tell you to copy and paste the ground in your design. Every circuit must contain a ground and the name of the node is “0” that is the number zero.
    [Show full text]
  • What Does It Take to Accelerate SPICE on the GPU? | GTC 2013
    What Does It Take to Accelerate SPICE on the GPU? M. Naumov, F. Lannutti, S. Chetlur, L.S. Chien and P. Vandermersch What is SPICE? . Simulation Program with Integrated Circuit Emphasis — First version was developed by Laurence Nagel in 1973 — http://en.wikipedia.org/wiki/SPICE . There exist many variations (not limited to) — Academic: ngspice, spice3 (UC – Berkeley), XSPICE (GeorgiaTech) — Industrial: HSPICE (Synopsys), Pspice (Cadence), Eldo (Mentor), EEsof (Agilent) What does SPICE do? Circuit (diagram): R R 1 1 2 3 3 R2 R4 Ixs Vs What does SPICE do? Circuit (diagram): Netlist (text file): nodes i j R R 1 1 2 3 3 R1 1 2 1k R2 2 0 1k R2 R4 Ixs Vs R3 2 3 0.4k R4 3 0 0.1k V1 1 0 PWL (0 0 1n 0 1.1n 5 2n 5) What does SPICE do? Circuit (diagram): Netlist (text file): nodes i j R R 1 1 2 3 3 R1 1 2 1k R2 2 0 1k R2 R4 Ixs Vs R3 2 3 0.4k R4 3 0 0.1k V1 1 0 PWL (0 0 1n 0 1.1n 5 2n 5) Physics (Kirchhoff + Ohms + ...): Resistor Stamp Voltage Source Stamp Sparse Matrix RHS Sparse Matrix RHS col col V V I V V I row i j xs row i j xs i 1/R -1/R i 1 j -1/R 1/R j -1 xs xs 1 -1 Vs What does SPICE do? Circuit (diagram): Netlist (text file): nodes i j R R 1 1 2 3 3 R1 1 2 1k R2 2 0 1k R2 R4 Ixs Vs R3 2 3 0.4k R4 3 0 0.1k V1 1 0 PWL (0 0 1n 0 1.1n 5 2n 5) Linear system (sparse): Physics (Kirchhoff + Ohms + ...): Resistor Stamp Voltage Source Stamp node 1 -1/R -1 Sparse Matrix RHS Sparse Matrix RHS 1/R1 1 V1 col col V V I node 2 (1/R +1/R +1/R ) Vi Vj Ixs i j xs -1/R1 1 2 3 -1/R3 V2 row row node 3 i 1/R -1/R i 1 -1/R3 (1/R3+1/R4) V3 source j -1/R 1/R j -1 1 Ixs Vs xs xs 1 -1 Vs SPICE Details .
    [Show full text]
  • Hardware Description Language Modelling and Synthesis of Superconducting Digital Circuits
    Hardware Description Language Modelling and Synthesis of Superconducting Digital Circuits Nicasio Maguu Muchuka Dissertation presented for the Degree of Doctor of Philosophy in the Faculty of Engineering, at Stellenbosch University Supervisor: Prof. Coenrad J. Fourie March 2017 Stellenbosch University https://scholar.sun.ac.za Declaration By submitting this dissertation electronically, I declare that the entirety of the work contained therein is my own, original work, that I am the sole author thereof (save to the extent explicitly otherwise stated), that reproduction and publication thereof by Stellenbosch University will not infringe any third party rights and that I have not previously in its entirety or in part submitted it for obtaining any qualification. Signature: N. M. Muchuka Date: March 2017 Copyright © 2017 Stellenbosch University All rights reserved i Stellenbosch University https://scholar.sun.ac.za Acknowledgements I would like to thank all the people who gave me assistance of any kind during the period of my study. ii Stellenbosch University https://scholar.sun.ac.za Abstract The energy demands and computational speed in high performance computers threatens the smooth transition from petascale to exascale systems. Miniaturization has been the art used in CMOS (complementary metal oxide semiconductor) for decades, to handle these energy and speed issues, however the technology is facing physical constraints. Superconducting circuit technology is a suitable candidate for beyond CMOS technologies, but faces challenges on its design tools and design automation. In this study, methods to model single flux quantum (SFQ) based circuit using hardware description languages (HDL) are implemented and thereafter a synthesis method for Rapid SFQ circuits is carried out.
    [Show full text]
  • Easyeda-Manual-005
    Manuel EasyEda 005 le 18/10/17 Par Yannick SIRJEAN http://www.hardhackers.com 1 Visualisation de cette aide dans Adobe Reader Cette aide est pour le moment en mode "rough cut" (en cours d'écriture et bien sûr avec certaines erreurs -français ou autres-). Pour faciliter la visualisation et la navigation dans le plan de cette aide, je vous recommande d'activer la vue "signets" à gauche : 2 Introduction : A quoi sert ce logiciel ? Cet outil est un super logiciel en ligne avec de nombreux outils pour les ingénieurs en électronique mais aussi pour les professeurs, les étudiants, les "makers" et les autres personnes qui le soutiennent. Il s'agit d'un outil en ligne n'ayant pas besoin d'installation. Vous avez juste besoin d'un navigateur en ligne supportant le standard Html5 (Firefox, Chrome, Safari, Opera etc). L'éditeur du logiciel recommande Firefox ou Chrome. Personnellement, je recommande Firefox pour des raisons éthiques (il ne dépend à priori d'aucune société). Le but du Logiciel est de vous apporter des outils pour vous permettre de passer le plus rapidement possible de la conception électronique la production. EasyEda vous procure les outils et fonctionnalités suivantes : -Interface simple et puissante pour dessiner. -Édition en ligne quelque soit l'endroit où vous vous trouvez. Page 1 sur 16 -Travail d'équipe en collaboration. -Partage de fichiers en ligne. -Millier de projets en ligne et partagés. -Intégration de la réalisation du PCB et de l'achat des composants. -API (Application Programming Interface) fournie. -Langage de Script. -Aide à la réalisation évoluée des schémas : -Outil de simulation basée sur Ng-Spice.
    [Show full text]