DOCSLIB.ORG

Ross Technology SPARC Module Manual

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Ross Technology SPARC Module Manual Full-service, independent repair center -~ ARTISAN® with experienced engineers and technicians on staff. TECHNOLOGY GROUP ~I We buy your excess, underutilized, and idle equipment along with credit for buybacks and trade-ins. Custom engineering Your definitive source so your equipment works exactly as you specify. for quality pre-owned • Critical and expedited services • Leasing / Rentals/ Demos equipment. • In stock/ Ready-to-ship • !TAR-certified secure asset solutions Expert team I Trust guarantee I 100% satisfaction Artisan Technology Group (217) 352-9330 | [email protected] | artisantg.com All trademarks, brand names, and brands appearing herein are the property o f their respective owners. Find the Ross Technology RT6224K-200/512S at our website: Click HERE TM hyperSPARC Module Installation Guide E ROSS Technology, Inc. 5316 Highway 290 West Austin, Texas 78735 U.S.A. All rights reserved. This product and related documentation is protected by copyright and distributed under licenses re- stricting its use, copying, distribution, and decompilation. No part of this product or related documentation may be repro- duced in any form by any means without prior written authorization of ROSS Technology and its licensors, if any. Portions of this product may be derived from the UNIXR and Berkeley 4.3 BSD systems, licensed from UNIX Systems Laboratories, Inc. and the University of California, respectively. Third party font software in this product is protected by copyright and licensed from Sun’s Font Suppliers. RESTRICTED RIGHTS LEGEND: Use, duplication, or disclosure by the government is subject to restrictions as set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at DFARS 252.227-7013 and FAR 52.227-19. The product described in this manual may be protected by one or more U.S. patents, foreign patents, or pending applica- tions. TRADEMARKS: ROSS, ROSS Technology, and the ROSS Technology, Inc. logo are registered trademarks of ROSS Technology, Inc. hyperSPARC is a trademark of SPARC International, Inc. and is licensed exclusively to ROSS Technology, Inc. Sun, Sun Microsystems, and the Sun logo are trademarks or registered trademarks of Sun Microsystems, Inc. UNIX, and OPEN LOOK are registered trademarks of UNIX System Laboratories, Inc. All other product names mentioned herein are the trademarks of their respective owners. All SPARC trademarks, including the SCD Compliant Logo, are trademarks or registered trademarks of SPARC Interna- tional, Inc. SPARCstation, and SPARCserver, are licensed exclusively to Sun Microsystems, Inc. Products bearing SPARC trademarks are based upon an architecture developed by Sun Microsystems, Inc. Portions of this document are used with permission from Sun Microsystems, Inc. Part # 830–0001–02 Contents Chapter 1. Before Installing the hyperSPARC Module. 1-1 1.1 Before You Begin the Installation. 1-1 1.2 Hardware Installation Overview. 1-1 Shutting Down the System. 1-1 Tools Required for Module Installation. 1-2 Electrostatic Discharge Precautions. 1-3 1.3 Using the Disposable Wrist Strap. 1-3 Chapter 2. Preparing to Install the hyperSPARC Module. 2-1 2.1 Overview . 2-1 Typographic Conventions. 2-1 2.2 Before You Begin the Installation. 2-1 2.3 Software Installation. 2-2 Installing the Kernel Patch (for machines running Solaris 1.1 (SunOS 4.1.3) and Solaris 1.1.1 (SunOS 4.1.3_U1) only). 2-2 Contents of the Patch. 2-3 Installing from Local CD-ROM:. 2-3 Installing from Remote CD-ROM: Part 1: On the system with the CD-ROM drive (upgrade server). 2-6 Part 2: On the system being upgraded with the hyperSPARC module (client) . 2-6 2.4 Hardware Installation Overview. 2-9 Shutting Down the System. 2-9 Tools Required for Module Installation. 2-10 Electrostatic Discharge Precautions. 2-10 2.5 Using the Disposable Wrist Strap. 2-10 Chapter 3. Installing the hyperSPARC Module in the SPARCstation 10. 3-1 3.1 Removing the System Unit Cover. 3-2 3.2 Removing a Module. 3-3 3.3 Setting the MBus Clock Speed Jumpers. 3-4 Board with Three Jumpers. 3-4 Board with One Jumper. 3-4 3.4 Removing and Replacing the Boot PROM. 3-5 3.5 Installing or Replacing a Module. 3-7 Installing the hyperSPARC Module in MBus Slot 0 (Lower Slot). 3-7 Installing the hyperSPARC Module in MBus Slot 1 (Upper Slot). 3-8 3.6 Replacing the System Unit Cover. 3-10 3.7 Starting Up the System and Verifying Installation. 3-11 iii Chapter 4. Installing the hyperSPARC Module in the SPARCstation 20. 4-1 4.1 Removing the System Unit Cover. 4-2 4.2 Removing a Module. 4-3 4.3 Setting the MBus Clock Speed Jumper. 4-4 4.4 Removing and Replacing the Boot PROM. 4-5 4.5 Installing or Replacing a Module. 4-7 Installing the hyperSPARC Module in MBus Slot 0 (Lower Slot). 4-7 Installing the hyperSPARC Module in MBus Slot 1 (Upper Slot). 4-8 4.6 Replacing the System Unit Cover. 4-10 4.7 Starting Up the System and Verifying Installation. 4-11 Chapter 5. Installing the hyperSPARC Module on the 600MP System Board. 5-1 5.1 Handling System Boards and Assemblies. 5-1 5.2 Removing the System Board from the Enclosure. 5-2 5.3 Removing and Replacing the Boot PROMs. 5-4 5.4 Removing the Module. 5-5 5.5 Installing or Replacing a Module. 5-6 5.6 Installing the System Board in the Enclosure. 5-8 5.7 Starting Up the System and Verifying Installation. 5-9 Appendix A. Troubleshooting Guide (Potential Upgrade Problems). A-1 A.1 Correct Patches for Solaris 1.1 Operating System. A-1 A.2 Correct Patches for Solaris 2.3 and 2.4 Operating System. A-1 A.3 hyperSPARC Operating System (OS) Compatibility. A-2 A.4 Operating Systems NOT Compatible with hyperSPARC:. A-2 A.5 SunOS 4.1.4 Issues. A-3 A.6 Peripheral Problems. A-5 Appendix B. Miscellaneous Technical Information. B-1 B.1 How to identify the CPU(s) already installed in your machine:. B-1 B.2 Current boot PROM Revision Levels for Sun SPARCstation 10, 20, and SPARCserver 600MP Machines. B-1 B.3 Recommended Kernel Jumbo Patches:. B-1 B.4 Identifying the CPU Configuration of hyperSPARC Modules. B-2 B.5 Identifying the Speed of a hyperSPARC Module. ..
Load more

Recommended publications
  • 12 MULTICHIP MODULES (Mcms)
    12 MULTICHIP MODULES (MCMs) HISTORICAL PERSPECTIVE Virtually every large computer manufacturer, telecommunications products manufacturer, high volume consumer electronics manufacturer and aerospace products manufacturer is working on or considering designs that include multichip modules. There has been a dramatic increase in activity over the last five years, with entire conferences being dedicated to multichip modules. MCMs have gone through three phases in their growth. Phase one was the widespread use in mainframe and super computer products. Some examples of MCMs used for these high-end applications are shown in Figure 12-1. The primary driving force was performance. These systems were predominately ECL based, with relatively low inte- gration levels. The MCM implementation allowed the Òre-integrationÓ of the LSI chips into VLSI modules, while keeping the wiring delays small. Source: DEC Source: IBM Source: Motorola/Siemens Source: ICE, “Roadmaps of Packaging Technology” 22555 Figure 12-1. Early MCMs in ECL Mainframe Computers in the Mid 1980Õs INTEGRATED CIRCUIT ENGINEERING CORPORATION 12-1 Multichip Modules (MCMs) Using a conventional single chip package and circuit board interconnect strategy, the package and interconnects took up over 50% of the timing budget. Decreases in the chip delays could not have much impact on system performance without a significant decrease in the interconnect delays as well. The use of MCMs reduced the interconnect delays significantly. This is shown in Figure 12-2 com- paring the delays in the IBM 3033 with a CPU using single chip packages and four circuit boards, and the IBM 3081, the first mainframe that used the Thermal Conduction Module (TCM).
    [Show full text]
  • Fujitsu AR'99(E)
    50p10/66p2 50p10/66p2 FUJITSU LIMITED FUJITSU LIMITED Annual Report Annual Report 1999 ©1999 6-1, Marunouchi 1-chome, Chiyoda-ku, Tokyo 100-8211, Japan Printed in Japan Telephone: +81-3-3213-4160 BA0013-1M Facsimile: +81-3-3216-9365 This annual report is Homepage URL: http://www.fujitsu.co.jp/index-e.html printed on recycled paper. C4 C1 50p10/66p2 50p10/66p2 Shareholders’ Data 49 CONTENTS Capital: ¥261,222 million Common Stock: Authorized: 5,000,000,000 shares 1 Consolidated Financial Highlights Issued: 1,884,139,404 2 To Our Shareholders Number of Shareholders: 156,110 Percentage of Number of shares total shares 6 Special Feature—Solutions Business Principal Shareholders held (thousands) outstanding 12 State of Readiness for Year 2000 Fuji Electric Co., Ltd. 237,963 12.6% Asahi Mutual Life Insurance Company 117,172 6.2% 13 Consolidated Net Sales and Operating Income The Dai-Ichi Kangyo Bank, Limited 76,817 4.1% by Segment The Sumitomo Trust and Banking Company, Limited (Trust services) 60,851 3.2% 14 Environmental and Social Activities The Chase Manhattan Bank NA London (Standing proxy: The Fuji Bank, Ltd.) 46,437 2.5% 18 Board of Directors and Auditors The Industrial Bank of Japan, Limited 42,202 2.2% 19 Five-Year Summary The Chuo Trust and Banking Company, Limited (Trust services) 38,284 2.0% 20 Management’s Discussion and Analysis of Operations The Mitsubishi Trust and Banking Corporation (Trust services) 38,024 2.0% 24 Consolidated Balance Sheets The Asahi Bank, Ltd. 29,221 1.6% 26 Consolidated Statements of Operations The Sakura Bank, Ltd.
    [Show full text]
  • Computer Architectures an Overview
    Computer Architectures An Overview PDF generated using the open source mwlib toolkit. See http://code.pediapress.com/ for more information. PDF generated at: Sat, 25 Feb 2012 22:35:32 UTC Contents Articles Microarchitecture 1 x86 7 PowerPC 23 IBM POWER 33 MIPS architecture 39 SPARC 57 ARM architecture 65 DEC Alpha 80 AlphaStation 92 AlphaServer 95 Very long instruction word 103 Instruction-level parallelism 107 Explicitly parallel instruction computing 108 References Article Sources and Contributors 111 Image Sources, Licenses and Contributors 113 Article Licenses License 114 Microarchitecture 1 Microarchitecture In computer engineering, microarchitecture (sometimes abbreviated to µarch or uarch), also called computer organization, is the way a given instruction set architecture (ISA) is implemented on a processor. A given ISA may be implemented with different microarchitectures.[1] Implementations might vary due to different goals of a given design or due to shifts in technology.[2] Computer architecture is the combination of microarchitecture and instruction set design. Relation to instruction set architecture The ISA is roughly the same as the programming model of a processor as seen by an assembly language programmer or compiler writer. The ISA includes the execution model, processor registers, address and data formats among other things. The Intel Core microarchitecture microarchitecture includes the constituent parts of the processor and how these interconnect and interoperate to implement the ISA. The microarchitecture of a machine is usually represented as (more or less detailed) diagrams that describe the interconnections of the various microarchitectural elements of the machine, which may be everything from single gates and registers, to complete arithmetic logic units (ALU)s and even larger elements.
    [Show full text]
  • Company Backgrounder R
    Company Backgrounder R The SPARCTM Solutions Company ROSS Technology, Inc., in its commitment to provide leading-edge SPARCTM solu- tions, offers a full range of hardware products that provide the performance, soft- ware compatibility, and upgradeability demanded by our worldwide market. Our design expertise ranges from SPARC microprocessors and motherboards to com- plete workstations and servers. Founded in 1988, ROSS has supplied high-performance microprocessors to SPARC systems OEMs such as Sun Microsystems, Fujitsu, Tatung, Axil, and ICL, to name a few. To increase our marketshare, ROSS established a program to provide hyperSPARCTM multiprocessing CPU upgrades to end users of Sun SPARCstationTM 10, 20 and SPARCserverTM 600MP systems. Our success in this new market led to the development of motherboard upgrade kits for SPARCstation 5 systems that enable full multiprocessing performance (up to four CPUs) at a cost far below that of a comparable new system. The commitment, experience and design exper- tise developed in the areas of multiprocessing, upgradeability and the SPARC architecture have established ROSS as a leader in the SPARC community and have contributed to the outstanding overall success of SPARC systems in the worksta- tion market today. In keeping with our commitment to provide solutions to the increasing demands of our customers, ROSS recently introduced SPARCplugTM and hyperSTATIONTM workstations. Available in several configurations ranging from a plug-in worksta- tion module for a tower PC to full servers, SPARCplug workstations provide SPARCstationTM 20-level performance in a reduced form factor and at a lower cost. For customers with even greater performance needs, ROSS hyperSTATION work- stations and hyperSERVERTM systems extend the state-of-the-art of 32-bit multipro- cessing to new levels and offer an extensive upgrade path to satisfy future require- ments.
    [Show full text]
  • Architektura Procesorů Ultrasparc
    Architektura procesorů UltraSPARC Pokročilé architektury počítačů Prosinec 2009 Pavel Juška, jus011 OBSAH 1. Architektura procesorů SPARC........................................................................................................3 1.1 Charakteristika...........................................................................................................................4 1.2 Historie.......................................................................................................................................4 1.3 Specifikace.................................................................................................................................6 1.4 Operační systémy.......................................................................................................................7 1.5 Superpočítače.............................................................................................................................7 2. Zdroje...............................................................................................................................................8 1. ARCHITEKTURA PROCESORŮ SPARC SPARC (Scalable Processor Architecture) je architektura procesorů založená na RISC instrukční sadě, kterou vyvinula firma Sun Microsystems a byla představena v roce 1986. SPARC je registrovaná ochranná známka společnosti SPARC International, Inc, což je organizace založená v roce 1989 na podporu architektury SPARC, která zároveň provádí testování v rámci dodržování standardů. Implementace původní 32-bitové
    [Show full text]
  • Fujitsu Group Companies
    46 Fujitsu Group Companies Fujitsu Sinter Ltd. [Kawasaki] 100% Consolidated Subsidiaries Company Name [Residence] Country (foreign entity only) Ownership % Fujitsu Kosan Ltd. [Tokyo] 100% Fujitsu Chugoku Systems Ltd. [Hiroshima] 100% JAPAN Fujitsu International Engineering Ltd. [Kawasaki] 100% Fujitsu Laboratories Ltd. [Kawasaki] 100% Fujitsu Office Machines Ltd. [Tokyo] 100% Fujitsu Denso Ltd. [Kawasaki] 51% Fujitsu Kyushu System Engineering Ltd. [Fukuoka] 90% FDK Corporation [Tokyo] 51% Fujitsu Communication Systems Ltd. [Yokohama] 100% Shinko Electric Industries Co., Ltd. [Nagano] 50% Fujitsu Peripherals Ltd. [Hyogo] 100% Fujitsu Systems Construction Ltd. [Tokyo] 67% Fujitsu Social Systems Engineering Ltd. [Tokyo] 100% Fujitsu Support and Service Inc. [Tokyo] 56% Fujitsu Chubu Systems Ltd. [Nagoya] 100% Takamisawa Electric Co., Ltd. [Tokyo] 53% Fujitsu Network Engineering Ltd. [Kawasaki] 100% Fujitsu Kiden Ltd. [Tokyo] 54% Fujitsu Learning Media Ltd. [Tokyo] 100% Fujitsu Devices Inc. [Tokyo] 67% Fujitsu Basic Software Corporation [Tokyo] 70% Fujitsu Business Systems Ltd. [Tokyo] 53% Fujitsu Kanto Systems Ltd. [Saitama] 100% Fujitsu AMD Semiconductor Ltd. [Fukushima] 50% Shin-etsu Fujitsu Ltd. [Nagano] 88% Fujitsu TEN Ltd. [Kobe] 55% Fujitsu Financial Solutions and Outsourcing Ltd. [Osaka] 100% Fujitsu Takamisawa Component Ltd. [Tokyo] 100% Fujitsu LSI Technology Ltd. [Kawasaki] 100% PFU Ltd. [Ishikawa] 56% Fujitsu Kansai System Engineering Ltd. [Osaka] 100% Fujitsu Quantum Devices Ltd. [Yamanashi] 100% Fujitsu Research Institute [Tokyo] 100% Fujitsu Media Devices Ltd. [Nagano] 100% Fujitsu Terminal Systems Ltd. [Gunma] 100% Fujitsu FIP Corporation [Tokyo] 100% Fujitsu Technosystems Ltd. [Tokyo] 100% Fujitsu Automation Ltd. [Tochigi] 100% Fujitsu Digital Technology Ltd. [Yokohama] 100% Fujitsu I Network Systems Ltd. [Tokyo] 55% Fujitsu Tohoku Systems Engineering Ltd. [Miyagi] 100% Fujitsu Isotec Ltd.
    [Show full text]
  • Ultrasparc Architecture 2005
    UltraSPARC Architecture 2005 One Architecture ... Multiple Innovative Implementations Draft D0.9.3b, 20 Oct 2009 Privilege Levels: Privileged and Nonprivileged Distribution: Public Part No.No: 8xx-xxxx-xx 950-5554-14 ReleaseRevision: 1.0, Draft 2002 D0.9.3b, 20 Oct 2009 Sun Microsystems, Inc. 4150 Network Circle Santa Clara, CA 95054 U.S.A. 650-960-1300 ii UltraSPARC Architecture 2005 • Draft D0.9.3b, 20 Oct 2009 Copyright 2002-2005 Sun Microsystems, Inc., 4150 Network Circle • Santa Clara, CA 950540 USA. All rights reserved. This product or document is protected by copyright and distributed under licenses restricting its use, copying, distribution, and decompilation. No part of this product or document may be reproduced in any form by any means without prior written authorization of Sun and its licensors, if any. Third-party software, including font technology, is copyrighted and licensed from Sun suppliers. Parts of the product may be derived from Berkeley BSD systems, licensed from the University of California. UNIX is a registered trademark in the U.S. and other countries, exclusively licensed through X/Open Company, Ltd. For Netscape Communicator™, the following notice applies: Copyright 1995 Netscape Communications Corporation. All rights reserved. Sun, Sun Microsystems, the Sun logo, Solaris, UltraSPARC, and VIS are trademarks, registered trademarks, or service marks of Sun Microsystems, Inc. in the U.S. and other countries. All SPARC trademarks are used under license and are trademarks or registered trademarks of SPARC International, Inc. in the U.S. and other countries. Products bearing SPARC trademarks are based upon an architecture developed by Sun Microsystems, Inc.
    [Show full text]
  • FUJITSU LIMITED Annual Report 2000 Annual Report
    FUJITSU LIMITED Annual ReportAnnual 2000 FUJITSU LIMITED FUJITSU LIMITED Annual Report 6-1, Marunouchi 1-chome, Chiyoda-ku, Tokyo 100-8211, Japan ©2000 FUJITSU LIMITED Printed in Japan Telephone:+81-3-3213-4160 2000 BA0015-1M Facsimile:+81-3-3216-9365 This annual report is Internet:http://www.fujitsu.com/ printed on recycled paper. Consolidated Financial Highlights Yen U.S. Dollars (millions) (millions) Fujitsu Limited and Consolidated Subsidiaries (except per share data) (except per share data) Years ended March 31 1999 2000 2000 For the year: Net sales ¥5,242,986 ¥5,255,102 $49,576 Operating income 132,287 149,974 1,414 Income before income taxes and minority interests 49,625 74,857 706 Net income (loss) (13,638) 42,734 403 Cash flows from operating activities 399,711 477,042 4,500 Per share (Yen and U.S. dollars): Earnings (loss) Basic ¥ (7.3) ¥ 22.1 $ 0.208 Diluted — 21.5 0.202 Cash flows from operating activities 213.2 246.7 2.327 Cash dividends 10.0 10.0 0.094 Cash dividends to face value 20% 20% 20% At year-end: Shareholders' equity ¥1,165,312 ¥1,291,432 $12,183 Total assets 5,112,330 5,134,648 48,440 Note: The U.S. dollar amounts above have been translated from yen, for convenience only, at the rate of ¥106 = US$1, the approximate Tokyo foreign 1 exchange market rate as of March 31, 2000. Net Sales Net Income (Loss) Cash Flows from Shareholders' Equity (¥ Billion) (¥ Billion) Operating Activities (¥ Billion) Operating Income Net Income (Loss) per Share (¥ Billion) Return on Equity (¥ Billion) (¥) Cash Flows from (%) Operating
    [Show full text]
  • JAIST Repository
    JAIST Repository https://dspace.jaist.ac.jp/ 先端大規模技術開発における継続的イノベーション創 Title 発の必要条件 －スーパーコンピュータ開発のケース スタディ－ Author(s) 西田, 政人 Citation Issue Date 2012-03 Type Thesis or Dissertation Text version author URL http://hdl.handle.net/10119/10485 Rights Description Supervisor:井川康夫教授, 知識科学研究科, 修士 Japan Advanced Institute of Science and Technology 修 士 論 文 先端大規模技術開発における継続的イノベーション創発の必要条件 －スーパーコンピュータ開発のケーススタディ－ 指導教員 井川 康夫 教授 北陸先端科学技術大学院大学 知識科学研究科 知識科学専攻 1050507 西田 政人 審査委員： 知識 井川 康夫 教授（主査） 知識 小坂 満隆 教授 知識 梅本 勝博 教授 知識 神田 陽治 教授 2012 年 2 月 Copyright Ⓒ 2012 by Masato Nishida 目次 第１章 序章 ······················································································· 1 1.1 研究の背景 ················································································ 1 1.1.1 日本のスーパーコンピュータ開発の現状 ··································· 1 1.1.2 先端大規模技術開発 ······························································ 4 1.1.3 スーパーコンピュータ開発の特徴 ············································ 5 1.2 研究目的とリサーチクエスチョン ················································· 9 1.2.1 研究の目的 ·········································································· 9 1.2.2 リサーチクエスチョン ··························································· 9 1.3 研究の意義と特長 ····································································· 10 1.3.1 研究の学術的意味 ······························································· 10 1.3.2 研究の実務的意義 ······························································· 10 1.3.3 研究の社会的意義 ······························································· 10 1.3.4 研究の特長 ········································································
    [Show full text]
  • New/Usr/Src/Cmd/Hwdata/Pci.Ids 1
    new/usr/src/cmd/hwdata/pci.ids 1 new/usr/src/cmd/hwdata/pci.ids 2 ********************************************************** 39 # Wrong ID used in subsystem ID of the TELES.S0/PCI 2.x ISDN adapter 857201 Sun Jun 23 14:18:28 2013 40 00a7 Teles AG (Wrong ID) new/usr/src/cmd/hwdata/pci.ids 61 00f5 BFG Technologies, Inc. 3036 Update hwdata to current upstream data 41 0100 Ncipher Corp Ltd ********************************************************** 42 0123 General Dynamics 1 # 43 # 018a is not LevelOne but there is a board misprogrammed 2 # List of PCI ID's 44 018a LevelOne 3 # 45 0106 FPC-0106TX misprogrammed [RTL81xx] 4 # Version: 2013.06.21 46 # 021b is not Compaq but there is a board misprogrammed 5 # Date: 2013-06-21 03:15:02 47 021b Compaq Computer Corporation 4 # Version: 2012.04.09 48 8139 HNE-300 (RealTek RTL8139c) [iPaq Networking] 5 # Date: 2012-04-09 03:15:02 49 0270 Hauppauge computer works Inc. (Wrong ID) 6 # 71 0291 Davicom Semiconductor, Inc. 7 # Maintained by Martin Mares <[email protected]> and other volunteers from the 72 8212 DM9102A(DM9102AE, SM9102AF) Ethernet 100/10 MBit(Rev 40) 8 # PCI ID Project at http://pci-ids.ucw.cz/. 50 # SpeedStream is Efficient Networks, Inc, a Siemens Company 9 # 51 02ac SpeedStream 10 # New data are always welcome, especially if they are accurate. If you hav 52 1012 1012 PCMCIA 10/100 Ethernet Card [RTL81xx] 11 # anything to contribute, please follow the instructions at the web site. 76 02e0 XFX Pine Group Inc 12 # 53 0303 Hewlett-Packard Company (Wrong ID) 13 # This file can be distributed under either the GNU General Public License 54 0308 ZyXEL Communications Corporation (Wrong ID) 14 # (version 2 or higher) or the 3-clause BSD License.
    [Show full text]
  • FUJITSU LIMITED Annual Report 2000
    Fujitsu Group Companies Yamagata Fujitsu Ltd. [Yamagata] 100% Consolidated Subsidiaries Company Name [Residence] Country (foreign entity only) Ownership % Toyama Fujitsu Ltd. [Toyama] 100% Fujitsu Financial Systems Ltd. [ [Tokyo] 100% JAPAN Fujitsu Logistics Ltd. [Yokohama] 100% Fujitsu Laboratories Ltd. [Kawasaki] 100% Fujitsu Sinter Ltd. [Kawasaki] 100% Fujitsu Denso Ltd. [Kawasaki] 50% Fujitsu Travelance Ltd. [Tokyo] 100% FDK Corporation [Tokyo] 61% Fujitsu Chugoku Systems Ltd. [Hiroshima] 100% Shinko Electric Industries Co., Ltd. [Nagano] 50% Fujitsu International Engineering Ltd. [Kawasaki] 100% Fujitsu Systems Construction Ltd. [Tokyo] 67% Fujitsu Office Machines Ltd. [Tokyo] 100% Fujitsu Support and Service Inc. [Tokyo] 56% Fujitsu Kansai Systems Ltd. [Osaka] 100% Takamisawa Electric Co., Ltd. [Tokyo] 53% Fujitsu Kyushu System Engineering Ltd. [Fukuoka] 90% Fujitsu Kiden Ltd. [Tokyo] 54% Fujitsu Communication Systems Ltd. [Yokohama] 100% Fujitsu Devices Inc. [Tokyo] 67% Fujitsu Peripherals Ltd. [Hyogo] 100% Fujitsu Business Systems Ltd. [Tokyo] 53% Fujitsu Social Systems Engineering Ltd. [Tokyo] 100% Fujitsu AMD Semiconductor Ltd. [Fukushima] 50% Fujitsu Chubu Systems Ltd. [Nagoya] 100% Fujitsu Hitachi Plasma Display Ltd. [Kawasaki] 50% Fujitsu Network Engineering Ltd. [Kawasaki] 100% Fujitsu TEN Ltd. [Kobe] 55% Fujitsu Learning Media Ltd. [Tokyo] 100% Fujitsu Takamisawa Component Ltd. [Tokyo] 100% Fujitsu Basic Software Corporation [Tokyo] 70% PFU Ltd. [Ishikawa] 61% Shin-etsu Fujitsu Ltd. [Nagano] 88% 46 Fujitsu Quantum Devices Ltd. [Yamanashi] 100% Fujitsu Financial Solutions and Outsourcing Ltd. [Osaka] 100% Fujitsu Media Devices Ltd. [Nagano] 100% Fujitsu LSI Technology Ltd. [Kawasaki] 100% Fujitsu FIP Corporation [Tokyo] 100% Fujitsu Research Institute [Tokyo] 100% Fujitsu Automation Ltd. [Tochigi] 100% Fujitsu Terminal Systems Ltd. [Gunma] 100% Fujitsu I Network Systems Ltd.
    [Show full text]
  • The SPARC Architecture Manual Version 8
    The SPARC Architecture Manual Version 8 Revision SAV080SI9308 SPARC International Inc. · 535 Middle®eld Road, Suite 210 · Menlo Park, CA 94025 · 415-321-8692 SPARC International, Inc. SPARC is a registered trademark of SPARC International, Inc. The SPARC logo is a registered trademark of SPARC International, Inc. UNIX and OPEN LOOK are registered trademarks of UNIX System Labora- tories, Inc. Copyright 1991,1992 SPARC International, Inc. − Printed in U.S.A. All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, without the prior permission of the copyright owners. Restricted rights legend: use, duplication, or disclosure by the U.S. government is subject to restrictions set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at DFARS 52.227-7013 and in similar clauses in the FAR and NASA FAR Supplement. The SPARC Architecture Manual Version 8 Revision SAV080SI9308 1 Introduction This document speci®es Version 8 of the Scalable Processor ARChitecture, or SPARC. 1.1. SPARC Attributes SPARC is a CPU instruction set architecture (ISA), derived from a reduced instruction set computer (RISC) lineage. As an architecture, SPARC allows for a spectrum of chip and system implementations at a variety of price/performance points for a range of applications, including scienti®c/engineering, programming, real-time, and commercial. Design Goals SPARC was designed as a target for optimizing compilers and easily pipelined hardware implementations. SPARC implementations provide exceptionally high execution rates and short time-to-market development schedules.
    [Show full text]