DOCSLIB.ORG

AH1721 SJA1105SMBEVM User Manual Rev

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
AH1721 SJA1105SMBEVM User Manual Rev AH1721 SJA1105SMBEVM User Manual Rev. 1.00 — 16 July 2018 User Manual Document information Info Content Keywords SJA1105PQRS, SJA1105S, SJA1105S Evaluation Board, SJA1105SMBEVM, Cascading, Ethernet, Wakeup, Sleep Abstract The SJA1105SMBEVM Evaluation Board is described in this document. NXP Semiconductors AH1721 SJA1105SMBEVM UM Revision history Rev Date Description 1.00 20180716 Release Contact information For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: mailto:[email protected] AH1721 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights reserved. User Manual Rev. 1.00 — 16 July 2018 2 of 35 NXP Semiconductors AH1721 SJA1105SMBEVM UM 1. Introduction The SJA1105SMBEVM (SJA1105S Mother Board Evaluation Module, see Fig 1) is designed for evaluating the capabilities of the SJA1105P/Q/R/S Automotive Ethernet switch family and the TJA1102 Automotive Ethernet PHYs, by developing and running customer software. Therefore, the board features the MPC5748G MCU with a rich set of peripherals for communication and automotive applications. It is designed to allow early adaptions of applications, like a X-to-Ethernet gateway, communication hub, etc. Fig 1. SJA1105SMBEVM board This user manual describes the board hardware and the software development environment to allow the user to quickly bring up a working system and to pave the way towards an own customized software, and in the end towards an all custom system. After the HW description the manual walks the user through the process to create the factory firmware starting at the supplied example project and describes the recommended SW development environment S32 Design Studio for Power as far as it is needed for the example project. 2. Prerequisites Besides this document and the hardware package you will need the following support material - consult https://www.docstore.nxp.com and https://www.nxp.com SJA1105PQRS User Manual (UM11040) SJA1105PQRS Data sheet SJA1105PQRS Application Hint (AH1704) TJA1102 Datasheet AH1721 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights reserved. User Manual Rev. 1.00 — 16 July 2018 3 of 35 NXP Semiconductors AH1721 SJA1105SMBEVM UM TJA1102 Application Hint (AH1508) SJA1105S Evaluation Board Software Package TJA1145FD CAN-Transceiver Product data sheet and Application Hint (AH1309) MPC5748G reference manual If you want to download and run SW on the SJA1105SMBEVM you also need a JTAG- Debug adapter. The easiest solution is the PEMicro “USB Multilink Universal” USB-to- JTAG debug probe (http://www.pemicro.com/products/product_viewDetails.cfm?product_id=15320168), as this is already integrated in the S32 Design Studio IDE. 3. System Overview AH1721 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights reserved. User Manual Rev. 1.00 — 16 July 2018 4 of 35 NXP Semiconductors AH1721 SJA1105SMBEVM UM Fig 2. Block diagram indicating the primary functional blocks and interconnections The primary functional components of the SJA1105SMBEVM Evaluation Module are: • 1 Microcontroller MPC5748G • 2 switches SJA1105S: ETH-SW(A) and ETH-SW(B) • 3 100BASE-T1 PHYs: ETH-PHY TJA1102 (2*) + TJA1102S • 2 1000BASE-T PHYs: 1G PHY KSZ9031 • 1 100BASE-TX PHY; FE PHY DP83848C • 1 CAN Transceiver TJA1145FD • 1 UART-USB-Converter FT230XQ The main Ethernet data paths are: AH1721 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights reserved. User Manual Rev. 1.00 — 16 July 2018 5 of 35 NXP Semiconductors AH1721 SJA1105SMBEVM UM • Switch-A and Switch-B can exchange ethernet data via a SGMII connection at 1GBps. • Port0 of the MPC5748G is wired to Switch-A Port0 using MII-Lite at 100MBps. • The FE-PHY is directly connected to MPC5748G’s Port1, also with MII-Lite. • The 1G-PHYs are connected to Switch-A’s ports 2 and 3. These links support speed autonegotiation, but not direction autonegotiation. The actual link speed depends on the result of the autonegotiation process. 4. Hardware Description 4.1 Power The SJA1105SMBEVM is powered by a single 12 Volt input. It is advised to use an adapter that can deliver at least 1 Amp for covering startup current peaks and full-load situations. The nominal current is ~350mA@12V and depends on the number of active PHYs, and if the port is connected to a peer. Fig 3. Power supply topology The power supply topology is shown in Fig 3. The switching regulators for 5V0, 3V3 and 2V5 are controlled by the signal VREG_EN, which can be either fixed to “enable” or controlled by a combination of an output signal from the PHYs and some sign-off signal from the CPU. The selection is done with a jumper (J6). With this schema, most of the board can be switched off when entering sleep mode. For more details see chapter 6.4. 4.2 MPC5748G Microcontroller The microcontroller runs the user’s software, which controls all components on the board, e.g. switches, PHYs, LEDs, etc. It also has an ethernet connection to the switches, so it can receive and send ethernet packets. Therefore, the microcontroller can work as a host controller for protocols like gPTP, where the software works in conjunction with hardware features implemented in the switches. which are only partly implemented in the switches, and need SW assistance. The MPC5748G features: • 2 e200Z4 32bit cores with 160MHz and 8k I-cache + 4k D-cache AH1721 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights reserved. User Manual Rev. 1.00 — 16 July 2018 6 of 35 NXP Semiconductors AH1721 SJA1105SMBEVM UM • 1 e200Z2 32bit core with 80MHz • 6MB on-chip flash and 768kB internal RAM • 2 independent 100Mbps ethernet ports with AVB and 1588 support • 6 SPI, 18 LIN/UART, 8 CAN (with FD support), 4 I2C and USB peripheral blocks • Standard microcontroller infrastructure, like interrupt controller, DMA, timer, watchdog, JTAG debug interface, etc. For making the task to create user’s software easier, there is an example project, which initializes all peripherals on the SJA1105SMBEVM and implements basic functions, like communicating via the USB-UART adapter, configuring the PHYs and switches, sending and receiving ethernet packets, sending and receiving CAN frames, dealing with PHY plug events, etc. This example project serves as a foundation for user extensions for specific applications. The SW development environment and the example project is described in chapter 6. 4.3 SJA1105S switches The SJA1105S is an IEEE 802.3-compliant 5-port automotive Ethernet switch supporting Audio Video Bridging (AVB) and Time-Sensitive Networking (TSN) standards. It is a member of the SJA1105P/Q/R/S family of switches: Table 1. SJA1105P/Q/R/S variants Device SGMII interface TT-Ethernet and TSN-Ethernet SJA1105P No No SJA1105Q No Yes SJA1105R Yes No SJA1105S Yes Yes The SJA1105S’s fifth port is a SGMII-only port and is capable to operate at up to 1Gbps. The other four ports can be individually configured to operate at 10Mbps, 100Mbps or 1Gbps, depending on the capability and configuration of the PHY connected. Interfacing a PHY to one of these four ports can be done using one of the 3 supported MII interface standards: MII, RMII or RGMII. This port arrangement provides the flexibility to connect a mix of PHY devices such as the TJA110x 100BASE-T1 PHYs from NXP Semiconductors and other commercially available Fast Ethernet and Gigabit Ethernet PHYs, or fiber optic PHYs. The high-speed interface makes it easy to cascade multiple switches of the SJA1105 family for scalability. It can be used in various automotive scenarios such as gateway applications, body domain controllers or for interconnecting multiple ECUs in a daisy chain. Full Audio Video Bridging (AVB) support means that the SJA1105 family can be used in infotainment and driver assistance systems. Time-triggered Ethernet and Time-Sensitive Networking support with IEEE 802.1Qbv time-aware traffic shaping and IEEE 802.1Qci per-stream policing makes the SJA1105 family usable in applications with hard realtime communication requirements. In the SJA1105SMBEVM design, the switches are used in a cascaded topology: the SGMII ports are connected to create a high-speed link for forwarding payload ethernet frames and management data frames. Cascading also includes HW provisions to synchronize the PTP clock counter by using a master/slave clock configuration. The usage of the switches’ ports is shown in Table 2. AH1721 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights reserved. User Manual Rev. 1.00 — 16 July 2018 7 of 35 NXP Semiconductors AH1721 SJA1105SMBEVM UM 4.4 TJA1102 PHYs for 100BASE-T1 The TJA1102 is an OPEN Alliance 100BASE-T1 compliant Dual Ethernet PHY optimized for automotive use cases. The device provides 100Mbit/s transmit and receive capability over a single Unshielded Twisted Pair (UTP) cable, supporting a cable length of up to at least 15 m. Optimized for automotive use cases such as IP camera links, driver assistance systems and back-bone networks, the TJA1102 has been designed to minimize power consumption and system costs, while still providing the robustness required for automotive use cases. The default configuration of the TJA1102 PHYs on the SJA1105S Evaluation Module are detailed in Table 2, together with the interconnection
Load more

Recommended publications
  • VSC8489-10 and VSC8489-13
    VSC8489-10 and VSC8489-13 Dual Channel WAN/LAN/Backplane Highlights RXAUI/XAUI to SFP+/KR 10 GbE SerDes PHY • IEEE 1588v2 compliant with VeriTime™ • Failover switching and lane ordering Vitesse’s dual channel SerDes PHY provides fully • Simultaneous LAN and WAN support IEEE 1588v2-compliant devices and hardware-based KR • RXAUI/XAUI support support for timing-critical applications, including all • SFP+ I/O with KR support industry-standard protocol encapsulations. • 1 GbE support VeriTime™ is Vitesse’s patent-pending distributed timing technology Applications that delivers the industry’s most accurate IEEE 1588v2 timing implementation. IEEE 1588v2 timing integrated in the PHY is the • Multiple-port RXAUI/XAUI to quickest, lowest cost method of implementing the timing accuracy that SFI/ SFP+ line cards or NICs is critical to maintaining existing timing-critical capabilities during the • 10GBASE-KR compliant backplane migration from TDM to packet-based architectures. transceivers The VSC8489-10 and VSC8489-13 devices support 1-step and 2-step • Carrier Ethernet networks requiring PTP frames for ordinary clock, boundary clock, and transparent clock IEEE 1588v2 timing applications, along with complete Y.1731 OAM performance monitoring capabilities. • Secure data center to data center interconnects The devices meet the SFP+ SR/LR/ER/220MMF host requirements in accordance with the SFF-8431 specifications. They also compensate • 10 GbE switch cards and router cards for optical impairments in SFP+ applications, along with degradations of the PCB. The devices provide full KR support, including KR state machine, for autonegotiation and link optimization. The transmit path incorporates a multitap output driver to provide flexibility to meet the demanding 10GBASE-KR (IEEE 802.3ap) Tx output launch requirements.
    [Show full text]
  • IEEE 802.3 Working Group November 2006 Plenary Week
    IEEE 802.3 Working Group November 2006 Plenary Week Robert M. Grow Chair, IEEE 802.3 Working Group [email protected] Web site: www.ieee802.org/3 13 November 2006 IEEE 802 November Plenary 1 Current IEEE 802.3 activities • P802.3ap, Backplane Ethernet Published• P802.3aq, 10GBASE-LRM • P802.3ar, Congestion Management Approved• P802.3as, Frame Format Extensions • P802.3at, DTE Power Enhancements • P802.3av, 10 Gb/s EPON New • Higher Speed Study Group 13 November 2006 IEEE 802 November Plenary 2 P802.3ap Backplane Ethernet • Define Ethernet operation over electrical backplanes – 1Gb/s serial – 10Gb/s serial – 10Gb/s XAUI-based 4-lane – Autonegotiation • In Sponsor ballot • Meeting plan – Complete resolution of comments on P802.3ap/D3.1, 1st recirculation Sponsor ballot – Possibly request conditional approval for submittal to RevCom 13 November 2006 IEEE 802 November Plenary 3 P802.3aq 10GBASE-LRM • Extends Ethernet capabilities at 10 Gb/s – New physical layer to run under 802.3ae specified XGMII – Extends Ethernet capabilities at 10 Gb/s – Operation over FDDI-grade multi-mode fiber • Approved by Standards Board at September meeting • Published 16 October 2006 • No meeting – Final report to 802.3 13 November 2006 IEEE 802 November Plenary 4 P802.3ar Congestion Management • Proposed modified project documents failed to gain consensus support in July • Motion to withdraw the project was postponed to this meeting • Current draft advancement to WG ballot was not considered in July • Meeting plan – Determine future of the project – Reevaluate
    [Show full text]
  • Customer Issues and the Installed Base of Cabling
    CustomerCustomer andand MarketMarket Issues:Issues: 1010 GbpsGbps EthernetEthernet onon CategoryCategory 55 oror BetterBetter CablingCabling Bruce Tolley Cisco Systems, Inc [email protected] 1 IEEE 802.3 Interim January 2003 GbEGbE SwitchSwitch Ports:Ports: FiberFiber vsvs CopperCopper Ports (000s) 802.3ab 8,000 STD 7,000 6/99 6,000 802.3z 5,000 STD Total 4,000 6/98 Fiber 3,000 Copper 2,000 1,000 0 1997 1998 1999 2000 2001 2002 2 Source: Dell’Oro 2002 IEEE 802.3 Interim January 2003 SuccessSuccess ofof GbEGbE onon CopperCopper • It is 10/100/1000 Mbps • It runs Cat5, 5e and 6 • It does not obsolete the installed base • It does not require both ends of the link to be upgraded at the same time 3 IEEE 802.3 Interim January 2003 1010 GbEGbE LayerLayer DiagramDiagram Media Access Control (MAC) Full Duplex 10 Gigabit Media Independent Interface (XGMII) or 10 Gigabit Attachment Unit Interface (XAUI) CWDM Serial Serial LAN PHY LAN PHY WAN PHY (8B/10B) (64B/66B) (64B/66B + WIS) CWDM Serial Serial Serial Serial Serial Serial PMD PMD PMD PMD PMD PMD PMD 1310 nm 850 nm 1310 nm 1550 nm 850 nm 1310 nm 1550 nm -LX4 -SR -LR -ER -SW -LW -EW Source: Cisco Systems 4 IEEE 802.3 Interim January 2003 Pluggable 10 GbE Modules: The Surfeit of SKUs 10GBASE XENPAK X2/XPAK XFP PMDs XAUI XAUI -SR X X -LR X X X -ER X X -LX4 X X -CX4 X X -T X X X CWDM, X X X DWDM Please: No new pluggable for 10GBASE-T! 5 IEEE 802.3 Interim January 2003 CumulativeCumulative WorldWorld--widewide ShipmentsShipments 1300 1200 Cat 7 Cat5 Cat5 1100 Cat 6 59% 51% 1000 Cat 5e 900 Cat 5 800
    [Show full text]
  • SGI® IRIS® Release 2 Dual-Port Gigabit Ethernet Board User's Guide
    SGI® IRIS® Release 2 Dual-Port Gigabit Ethernet Board User’s Guide 007-4324-001 CONTRIBUTORS Written by Matt Hoy and updated by Terry Schultz Illustrated by Dan Young and Chrystie Danzer Production by Karen Jacobson Engineering contributions by Jim Hunter and Steve Modica COPYRIGHT © 2002, 2003, Silicon Graphics, Inc. All rights reserved; provided portions may be copyright in third parties, as indicated elsewhere herein. No permission is granted to copy, distribute, or create derivative works from the contents of this electronic documentation in any manner, in whole or in part, without the prior written permission of Silicon Graphics, Inc. LIMITED RIGHTS LEGEND The electronic (software) version of this document was developed at private expense; if acquired under an agreement with the US government or any contractor thereto, it is acquired as “commercial computer software” subject to the provisions of its applicable license agreement, as specified in (a) 48 CFR 12.212 of the FAR; or, if acquired for Department of Defense units, (b) 48 CFR 227-7202 of the DoD FAR Supplement; or sections succeeding thereto. Contractor/manufacturer is Silicon Graphics, Inc., 1600 Amphitheatre Pkwy 2E, Mountain View, CA 94043-1351. TRADEMARKS AND ATTRIBUTIONS Silicon Graphics, SGI, the SGI logo, IRIS, IRIX, Octane, Onyx, Onyx2, and Origin are registered trademarks, and Octane2, Silicon Graphics Fuel, and Silicon Graphics Tezro are trademarks of Silicon Graphics, Inc., in the United States and/or other countries worldwide. FCC WARNING This equipment has been tested and found compliant with the limits for a Class A digital device, pursuant to Part 15 of the FCC rules.
    [Show full text]
  • Gigabit Ethernet Pocket Guide
    GbE.PocketG.fm Page 1 Friday, March 3, 2006 9:43 AM Carrier Class Ethernet, Metro Ethernet tester, Metro Ethernet testing, Metro Ethernet installation, Metro Ethernet maintenance, Metro Ethernet commissioning, Carrier Class Ethernet tester, Carrier Class Ethernet testing, Carrier Class Ethernet installation, Carrier Class Ethernet maintenance, Gigabit Ethernet tester, Gigabit Ethernet testing, Gigabit Ethernet installation, Gigabit Ethernet maintenance, Gigabit Ethernet commissioning, Gigabit Ethernet protocols, 1000BASE-T tester, 1000BASE-LX test, 1000BASE-SX test, 1000BASE-T testing, 1000BASE-LX testing Trend’s Gigabit EthernetPocket Guide AuroraTango Gigabit Ethernet Multi-technology Personal Test Assistant Platform for simple, fast and effective testing of Gigabit Ethernet, ADSL, OSI model 802.3 model SHDSL, and ISDN. Aurora Tango 7 Application Upper layers Gigabit Ethernet has an exceptional 6 Presentation Reconciliation range of features Upper ensuring reliable delivery of end-to-end 5 Session layers services over Metropolitan networks MII Media independent based on Gigabit Ethernet. 4 It includes a full range of tests and Transport measurements, such as RFC-2544, PCS top ten addresses, real-time Ethernet 3 Network LLC (802.2) statistics, multilayer BERT, etc. Two PMA Gigaport transceivers allow terminate, 2 Data Link MAC (803.3) loopback and monitor connections to Autonegotiation networks, plus a 10/100/1000BASE-T Physical cable port for legacy testing. 1 PHY (802.3) dependent Media MDI A PDA provides an intuitive graphical menu
    [Show full text]
  • Cisco Presentation Guide
    EthernetEthernet PetrPetr GrygGrygáárekrek © 2005 Petr Grygarek, Advanced Computer Networks Technologies 1 EthernetEthernet HistorHistoryy •ResearchResearch background:background: AlohaNetAlohaNet •UniversityUniversity ofof Hawai,Hawai, 19701970:: commoncommon (radio)(radio) channelchannel sharingsharing methodsmethods –– basisbasis forfor CSMA/CDCSMA/CD •1980:1980: DIXDIX publishedpublished EthernetEthernet standardstandard (Metcalfe)(Metcalfe) •1985:1985: IEEEIEEE 802802.3.3 (MAC(MAC andand LLCLLC layers)layers) •10Base5,10Base5, 10Base2,10Base2, 10BaseT10BaseT •19951995 IEEEIEEE 802.3u802.3u (Fast(Fast Ethernet)Ethernet) •19981998 IEEEIEEE 802.3z802.3z (Gigabit(Gigabit Ethernet)Ethernet) •20022002 IEEEIEEE 802.3ae802.3ae (10Gb(10Gb Ethernet)Ethernet) •...... © 2005 Petr Grygarek, Advanced Computer Networks Technologies 2 EthernetEthernet NamingNaming RulesRules (IEEE(IEEE Standard)Standard) MbpsMbps [Base|Broad][Base|Broad] [segment[segment_length_length_m_m || -medium-medium]] --TT -- TwistedTwisted Pair,Pair, --FF -- FiberFiber optic,optic, ...... e.g.e.g. 10Base5,10Base5, 10BaseT,10BaseT, 100BaseF100BaseF NameName ofof eacheach particularparticular EthernetEthernet technologytechnology defineddefined inin individualindividual supplementsupplementss ofof 802.3802.3 standardstandard •e.ge.g 802.3u,802.3u, 802.3ab,802.3ab, 802.3z802.3z © 2005 Petr Grygarek, Advanced Computer Networks Technologies 3 Half-duplexHalf-duplex andand Full-duplexFull-duplex EthernetEthernet •HalfHalf duplexduplex –– colissioncolission envirnmentenvirnment
    [Show full text]
  • 8-Port Gigabit Switch
    GSW-0809 Version: 3 8-Port Gigabit Switch The LevelOne GSW-0809 Gigabit Ethernet Switch is designed for reliable high-performance networking. With its non-blocking switching fabric in full-duplex mode, this switch can deliver up to 2000Mbps per port, while the Store-and-Forward service brings low latency and error-free packet delivery. This highperformance Gigabit Ethernet switch is perfect for fulfilling the demands of online gaming and multimedia streaming. Moreover, this switch also supports IEEE 802.3az Energy Efficient Ethernet which helps reduce power consumption. Power Saving Features The GSW-0809supports IEEE 802.3az Energy Efficient Ethernet to provide power-saving benefits without compromising performance. One of the ways it does this is by automatically detecting the length of connected cables and can adjust power usage by saving energy on shorter cable connections. Internal Power With a built-in power supply, GSW-0809 is simple to install and use. No bulky adapters will hang on the wall and get in the way of your other electronic devices. Keep your desktop and computer area free from the clutter of cords! Easy to Use The GSW-0809 features plug-and-play for easy installation. No configuration is required. Autonegotiation on each port senses the link speed of a network device and adjusts for compatibility and optimal performance. Key Features - 8 Gigabit Ethernet ports - 10/100/1000Mbps wire speed transmission and reception - 9K jumbo frames to increase data transfer rates - Supports 8K MAC address auto-learning and auto-aging
    [Show full text]
  • Ethernet at New Speeds, Deterministic Networking, and Power Over Everything!
    Ethernet Evolving: Ethernet at New Speeds, Deterministic Networking, and Power over Everything! Dave Zacks Distinguished System Engineer @DaveZacks Peter Jones Principal Engineer @petergjones #NBASET BRKCRS-3900 #HighBitrate Ethernet Evolving: Ethernet at New Speeds, Deterministic Networking, and Power over Everything! BRKCRS-3900 – Session Overview We have a great session for you today … so sit back, buckle in, and let’s get started! Come to this session to get geared up on the latest developments in Ethernet for Campus and Branch networks. The Ethernet we all know and love is evolving at a rapid pace. With the release of MultiGigabit Ethernet on Cisco's latest Catalyst access switching platforms, you can connect new devices that support MultiGigabit connections at 2.5Gb/s and 5Gb/s over Cat5e/6 copper. No longer are 1Gbps and 10Gbps the only connectivity options – intermediate speeds are now possible. Cisco’s Multigigabit Technology is a key enabler for upcoming 802.11ac Wave 2 wireless deployments, where the Ethernet bandwidth required per AP exceeds 1Gb/s. Multigigabit switches also support other high-bandwidth devices in the Ethernet access layer without requiring expensive and time-consuming re-cabling for 10GBASE-T. We will talk about how Cisco MultiGigabit switches work, and how they will change your network. As well, we will discuss work being done in (and out of) the standards bodies to broaden the footprint for Ethernet, and enable the Internet of Everything. This includes additional Ethernet speeds, capabilities for deterministic networking functionality over an Ethernet infrastructure (precision timing, pre-emption, time scheduling, etc), and of course we need to provide more Power over Ethernet to more devices, in more places, than ever.
    [Show full text]
  • P802.3Ah Draft 2.0 Comments
    P802.3ah Draft 2.0 Comments Cl 00 SC P L # 952 Cl 00 SC P L # 1248 Thompson, Geoff Nortel Lee Sendelbach IBM Comment Type TR Comment Status R Comment Type E Comment Status A What is being proposed in many places throughout this draft is not a peer network. To Fix all the references with *ref*. Like 60.9.4, 60.8.13.2.1, 60.8.13.1 60.8.11 60.1 I don't introduce such a foreign concept into a document where the implicit and explicit notion of understand what is going on with the *refs. Also fix #CrossRef# in 64.1 peer relationships is so thoroughly infused throughout the existing document is likely to SuggestedRemedy cause (a) significant confusion and (b) significant errors. Fix it. SuggestedRemedy Move non-peer proposals to a new and separate document that can thoroughly, explicitly Proposed Response Response Status C and unambigiously embrace the concept of Ethernet Services over asymetrical ACCEPT IN PRINCIPLE. infrastructure. These references are intended for the use of the editors to search for cross references. All Proposed Response Response Status U these will be romeved at time of publication as indicated in the editor's note boxes REJECT. Cl 00 SC P L # 951 The suggested remedy is ambiguous. What are "the non-peer proposals"? What is the Thompson, Geoff Nortel "new and separate document"? Comment Type TR Comment Status A reassigned The draft in its current form satisfies the PAR and 5 Criteria for the project, which call for an I have a problem with the use of the term "loopback" for the diagnostic return path being amendment to IEEE Std 802.3, formatted as a set of clauses.
    [Show full text]
  • Ethernet PHY Transceiver Characterization ESA AO/1-8074/14/NL/LF
    Ethernet PHY Transceiver Characterization ESA AO/1-8074/14/NL/LF C. Plettner, L. Buttelmann, Airbus DS F. Guettache, G. Magistrati, ESA/ESTEC H. Kettunen, A. Virtanen, University of Jyväskylä Overview •International context and ESA/Airbus DS vision •Project layout •Developments: electronics (PCB motherboards) and software (data acquisition) •Environmental and radiation test results •Conclusion and Outlook Confidential International Context as Motivation tten consent of Astrium [Ltd/SAS/GmbH]. •Time Triggered Ethernet (TTECH) technology gained worldwide momentum in the automotive and (aero)space industry. ted to any ted any tothird party without the wri •NASA and Honeywell promote TTECH as baseline for the on board data bus system. Honeywell technology is rad-hard and ITAR protected. •Large scale space projects deploying TTECH: rictly confidential. It shall not be communica be not shall It confidential. rictly -NASA/ESA Orion lunar mission to the Moon -ESA next generation launcher Ariane 6 •Strategically important to safeguard and adapt commercial ITAR free technology with the property Astriumofproperty [Ltd/SAS/GmbH] the and is st respect to one of the building blocks of TTECH which is PHY transceiver. This This and itsdocument contentis 10 May 2017 3 Confidential Objectives tten consent of Astrium [Ltd/SAS/GmbH]. •Investigate the possibility to use commercial off the shelf Ethernet transceivers components for space use to circumvent the costly radiation-hardened development ted to any ted any tothird party without the wri •Perform a trade off and choose three-best transceiver manufacturers in a defined metric •Run a full space qualification campaign on the parts rictly confidential. It shall not be communica be not shall It confidential.
    [Show full text]
  • Siemens SIMATIC NET Industrial Ethernet Brochure
    BS_IE_Switching_062010_EN.book Seite 1 Mittwoch, 23. Juni 2010 4:19 16 © Siemens AG 2010 Industrial Ethernet Switching Brochure · June 2010 SIMATIC NET Answers for industry. BR_Switching_EN_062010.fm Seite 2 Montag, 28. Juni 2010 3:40 15 © Siemens AG 2010 Industrial Ethernet Industrial Ethernet Networking With Totally Integrated Automation, Siemens is the only They are used for the structured networking of machines and manufacturer to offer an integrated range of products and plants as well as for integrating them into the overall corpo- systems for automation in all sectors – from incoming goods rate network. A graded portfolio of switches (SCALANCE X) and the production process to outgoing goods, from the field and communications processors with integral switches level through the production control level, to connection with enables optimum solutions for all types of switching tasks, the corporate management level. SIMATIC NET offers all the not only in harsh industrial environments. components for industrial communication: from industrial communications processors right up to network components To assist in selecting the right Industrial Ethernet switches as – even wireless if required. well as configuration of modular variants, the Switch Selec- tion Tool is available as a free download at: The ever expanding spread of Ethernet in the industrial envi- ronment makes it increasingly important to structure the www.siemens.de/switchselection resulting Industrial Ethernet/PROFINET networks. To achieve maximum uniformity of the networks and seam- less integration of the industrial plants, SIMATIC NET offers different Industrial Ethernet switching components − active network components for use direct at the SIMATIC sys- tem, as stand-alone devices or as plug-in communications processors with integral switch for PCs and SIMATIC.
    [Show full text]
  • Chapter 10, Ethernet Operation
    CHAPTER10 Ethernet Operation This chapter describes the operation of the Cisco ONS 15600 SDH ASAP Ethernet card. For Ethernet card specifications, refer to Appendix A, “Hardware Specifications.” For step-by-step Ethernet card circuit configuration procedures, refer to the Cisco ONS 15600 SDH Procedure Guide. Refer to the Cisco ONS 15454 and Cisco ONS 15600 SDH TL1 Command Guide for TL1 provisioning commands. Chapter topics include: • 10.1 Any Service Any Port Card Application, page 10-1 • 10.2 Transport Functionality, page 10-2 • 10.3 Ethernet Rates and Mapping, page 10-4 • 10.4 Protocols over Ethernet, page 10-5 • 10.5 Buffering and Flow Control, page 10-6 • 10.6 Autonegotiation, page 10-7 • 10.7 Gigabit EtherChannel/IEEE 802.3ad Link Aggregation, page 10-8 10.1 Any Service Any Port Card Application The Any Service Any Port (ASAP) Carrier Card plugs into any of the eight available I/O slots for the ONS 15600 SDH. Each ASAP carrier card has four slots available for up to and including four ASAP Pluggable Input/output Modules (PIMs). There are four slots available on the PIM for Pluggable Port Modules (PPM), which are Small Form-factor Pluggable (SFP) optics. Four PPMs per ASAP PIM are allowed, which means that there can be as many as 16 PPM optical network interfaces for each ASAP carrier card. Each PPM can support any of the following single-rate SFP optics: • OC-3/STM-1 LR-2 • OC-12/STM-4 LR-2 • OC-48/STM-16 LR-2 Each of the PPM ports also supports the following multirate SFP optics: • OC-3/STM-1-SR-1 • OC-12/STM-4-SR-1 • OC-48/STM-16 IR-1 • GE LX Cisco ONS 15600 SDH Reference Manual, Releases 9.1 and 9.2.1 78-19884-01 10-1 Chapter 10 Ethernet Operation 10.2 Transport Functionality Each ASAP 4-port I/O (4PIO) and 1-port I/O (1PIO) PIM is hot-pluggable while other ports on other PIMs are functioning.
    [Show full text]