DOCSLIB.ORG

Platform Studio User Guide

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Platform Studio User Guide Platform Studio User Guide Embedded Development Kit EDK 7.1i UG113 (v4.0) February 15, 2005 R © 2005 Xilinx, Inc. All Rights Reserved. XILINX, the Xilinx logo, and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners. NOTICE OF DISCLAIMER: Xilinx is providing this design, code, or information "as is." By providing the design, code, or information as one possible implementation of this feature, application, or standard, Xilinx makes no representation that this implementation is free from any claims of infringement. You are responsible for obtaining any rights you may require for your implementation. Xilinx expressly disclaims any warranty whatsoever with respect to the adequacy of the implementation, including but not limited to any warranties or representations that this implementation is free from claims of infringement and any implied warranties of merchantability or fitness for a particular purpose. Platform Studio User Guide www.xilinx.com UG113 (v4.0) February 15, 2005 1-800-255-7778 Platform Studio User Guide UG113 (v4.0) February 15, 2005 The following table shows the revision history for this document. Version Revision 01/31/04 1.0 Initial Xilinx release for EDK 6.2i. 03/12/04 Updated for service pack release. 03/19/04 2.0 Updated for service pack release. 08/20/04 3.0 EDK 6.3i. 02/15/05 4.0 Updated for EDK 7.1i. UG113 (v4.0) February 15, 2005 www.xilinx.com Platform Studio User Guide 1-800-255-7778 Platform Studio User Guide www.xilinx.com UG113 (v4.0) February 15, 2005 1-800-255-7778 R Preface About This Guide This document describes how to use the Xilinx® Embedded Development Kit (EDK). EDK is a series of software tools for designing embedded programmable systems, and it supports designs of processor sub-systems using the IBM PowerPC™ hard processor core and the Xilinx® MicroBlaze™ soft processor core. Guide Contents This manual contains the following chapters. x Chapter 1, “Overview,” gives an overview of Platform Studio™ technology. x Chapter 2, “Creating a Basic Hardware System in XPS,” contains a step-by-step procedure to generate a simple hardware system for EDK-based designs. x Chapter 3, “Writing Applications for a Platform Studio Design,” contains a step-by- step procedure to generate software for EDK-based designs using Xilinx® EDK 7.1i and Xilinx® ISE™ 7.1i software. x Chapter 4, “Address Management,” describes the embedded processor program address management techniques. For advanced address space management, a discussion on linker scripts is also included in this chapter x Chapter 5, “Interrupt Management,” outlines interrupt management in both MicroBlaze and PowerPC. It details the interrupt handling in MicroBlaze and PowerPC, and the role of Libgen for MicroBlaze and PowerPC. x Chapter 6, “Using Xilkernel,” describes Xilkernel, a set of interfaces and functions that allow context switching and resource sharing between applications. x Chapter 7, “Using XilMFS,” describes XilMFS, a memory-based file system library. x Chapter 8, “Simulation in EDK,” describes the HDL simulation flow using EDK and third party software. x Chapter 9, “Debugging in EDK,” describes the basics of debugging a system designed using EDK. x Chapter 10, “Profiling Embedded Designs,” describes the steps to profile a program on hardware using LibXil profile library provided with EDK. x Chapter 11, “System Initialization and Download,” describes the basics of system initialization and download using the Platform Studio tools. Platform Studio User Guide www.xilinx.com 5 UG113 (v4.0) February 15, 2005 1-800-255-7778 R Preface: About This Guide Additional Resources For additional information, go to http://support.xilinx.com. The following table lists some of the resources you can access from this website. You can also directly access these resources using the provided URLs. Table 1-1: Additional Resources Resource Description/URL Tutorials Tutorials covering Xilinx design flows, from design entry to verification and debugging. http://support.xilinx.com/support/techsup/tutorials/index.htm Answer Browser Database of Xilinx solution records. http://support.xilinx.com/xlnx/xil_ans_browser.jsp Application Notes Descriptions of device-specific design techniques and approaches. http://support.xilinx.com/xlnx/xweb/xil_publications_index.jsp ?category=Application+Notes Data Sheets Device-specific information on Xilinx device characteristics, including readback, boundary scan, configuration, length count, and debugging. http://support.xilinx.com/xlnx/xweb/xil_publications_index.jsp Problem Solvers Interactive tools that allow you to troubleshoot your design issues. http://support.xilinx.com/support/troubleshoot/psolvers.htm Tech Tips Latest news, design tips, and patch information for the Xilinx design environment. http://www.support.xilinx.com/xlnx/xil_tt_home.jsp Conventions This document uses the following conventions. An example illustrates each convention. Typographical The following typographical conventions are used in this document: Table 1-2: Typographical Conventions Convention Meaning or Use Example Messages, prompts, and Courier font program files that the system speed grade: - 100 displays Courier bold Literal commands that you ngdbuild design_name enter in a syntactical statement Commands that you select File o Open Helvetica bold from a menu Keyboard shortcuts Ctrl+C 6 www.xilinx.com Platform Studio User Guide 1-800-255-7778 UG113 (v4.0) February 15, 2005 Conventions R Table 1-2: Typographical Conventions (Continued) Convention Meaning or Use Example Variables in a syntax statement for which you must ngdbuild design_name supply values See the Development System Italic font References to other manuals Reference Guide for more information. If a wire is drawn so that it Emphasis in text overlaps the pin of a symbol, the two nets are not connected. An optional entry or parameter. However, in bus ngdbuild [ option_name] Square brackets [ ] specifications, such as design_name bus[7:0], they are required. A list of items from which you Braces { } lowpwr ={on|off} must choose one or more Separates items in a list of Vertical bar | lowpwr ={on|off} choices IOB #1: Name = QOUT’ Vertical ellipsis IOB #2: Name = CLKIN’ . Repetitive material that has . been omitted . Repetitive material that has allow block block_name Horizontal ellipsis . been omitted loc1 loc2 ... locn; Online Document The following conventions are used in this document: Table 1-3: Online Document Conventions Convention Meaning or Use Example See the section “Additional Cross-reference link to a Resources” for details. Blue text location in the current document Refer to “Title Formats” in Chapter 1 for details. Cross-reference link to a See Figure 2-5 in the Virtex-II Red text location in another document Handbook. Go to http://www.xilinx.com Blue, underlined text Hyperlink to a website (URL) for the latest speed files. Platform Studio User Guide www.xilinx.com 7 UG113 (v4.0) February 15, 2005 1-800-255-7778 R Preface: About This Guide 8 www.xilinx.com Platform Studio User Guide 1-800-255-7778 UG113 (v4.0) February 15, 2005 Table of Contents Preface: About This Guide Guide Contents . 5 Additional Resources . 6 Conventions . 6 Typographical. 6 Online Document . 7 Chapter 1: Overview Creating an Embedded Hardware System. 17 Creating Software for the Embedded System . 17 Software Libraries . 17 System Simulation . 18 System Debug and Verification . 18 System Initialization and Download to the Board. 18 Fast Download . 18 Generating an ACE File. 18 Chapter 2: Creating a Basic Hardware System in XPS Overview . 19 Assumptions. 19 Steps. 19 Create a New XPS Project . 20 Select a Target Board . 20 Select the Processor to be Used . 20 Configure the Processor . 21 Configure IO Interfaces . 21 Specify Internal Peripheral Settings . 21 Specify Software Configuration . 21 View System Summary and Generate . 22 View Peripherals and Bus Settings . 22 Generate Bitstream. 22 Download Bitstream and Execute . 23 Chapter 3: Writing Applications for a Platform Studio Design Overview . 25 Assumptions. 25 Steps. 26 Configure Software Settings . 26 View and Set Project Options . 27 Create EDK Software Libraries . 27 Open/Create Your Application(s). 27 View and Set Application Options . 28 Platform Studio User Guide www.xilinx.com 9 UG113 (v4.0) February 15, 2005 1-800-255-7778 R Build Applications . 28 Initialize Bitstreams with Applications. 28 Download and Execute Your Application . 28 Download and Debug Applications Using XMD . 29 Chapter 4: Address Management MicroBlaze Processor. 31 Programs and Memory . 31 Current Address Space Restrictions . 31 Memory and Peripherals Overview . 31 BRAM Size Limits. 31 Special Addresses . 32 OPB Address Range Details . 32 Address Map . ..
Load more

Recommended publications
  • Using Experience Design to Drive Institutional Change, by Matt Glendinning
    The Monthly Recharge - November 2014, Experience Design Designing Learning for School Leaders, by Carla Silver Using Experience Design to Drive Institutional Change, by Matt Glendinning Designing the Future, by Brett Jacobsen About L+D Designing Learning for School Leadership+Design is a nonprofit Leaders organization and educational Carla Robbins Silver, Executive Director collaborative dedicated to creating a new culture of school leaders - empathetic, creative, collaborative Dear Friends AND Designers: and adaptable solution-makers who can make a positive difference in a The design industry is vast and wonderful. In his book, Design: rapidly changing world. Creation of Artifacts in Society, Karl Ulrich, professor at Wharton School of Business at the University of Pennsylvania, includes an We support creative and ever-growing list of careers and opportunities in design. They innovative school leadership at range form the more traditional and known careers - architecture the individual and design, product design, fashion design, interior design - to organizational level. possibilities that might surprise you - game design, food design, We serve school leaders at all news design, lighting and sound design, information design and points in their careers - from experience design. Whenever I read this list, I get excited - like teacher leaders to heads of jump-out-of-my-seat excited. I think about the children in all of our school as well as student schools solving complex problems, and I think about my own leaders. children, and imagine them pursuing these careers as designers. We help schools design strategies for change, growth, Design is, according to Ulrich, "conceiving and giving form to and innovation.
    [Show full text]
  • Efficient Checker Processor Design
    Efficient Checker Processor Design Saugata Chatterjee, Chris Weaver, and Todd Austin Electrical Engineering and Computer Science Department University of Michigan {saugatac,chriswea,austin}@eecs.umich.edu Abstract system works to increase test space coverage by proving a design is correct, either through model equivalence or assertion. The approach is significantly more efficient The design and implementation of a modern micro- than simulation-based testing as a single proof can ver- processor creates many reliability challenges. Design- ify correctness over large portions of a design’s state ers must verify the correctness of large complex systems space. However, complex modern pipelines with impre- and construct implementations that work reliably in var- cise state management, out-of-order execution, and ied (and occasionally adverse) operating conditions. In aggressive speculation are too stateful or incomprehen- our previous work, we proposed a solution to these sible to permit complete formal verification. problems by adding a simple, easily verifiable checker To further complicate verification, new reliability processor at pipeline retirement. Performance analyses challenges are materializing in deep submicron fabrica- of our initial design were promising, overall slowdowns tion technologies (i.e. process technologies with mini- due to checker processor hazards were less than 3%. mum feature sizes below 0.25um). Finer feature sizes However, slowdowns for some outlier programs were are generally characterized by increased complexity, larger. more exposure to noise-related faults, and interference In this paper, we examine closely the operation of the from single event radiation (SER). It appears the current checker processor. We identify the specific reasons why advances in verification (e.g., formal verification, the initial design works well for some programs, but model-based test generation) are not keeping pace with slows others.
    [Show full text]
  • June 2015 Broadside
    T H E A T L A N T A E A R L Y M U S I C ALLIANCE B R O A D S I D E Volume XV # 4 June, 2015 President’s Message Are we living in the Renaissance? Well, according to the British journalist, Stephen Masty, we are still witnessing new inventions in musical instruments that link us back to the Renaissance figuratively and literally. His article “The 21st Century Renaissance Inventor” [of musical instruments], in the journal “The Imaginative Conservative” received worldwide attention recently regard- ing George Kelischek’s invention of the “KELHORN”. a reinvention of Renaissance capped double-reed instruments, such as Cornamuse, Crumhorn, Rauschpfeiff. To read the article, please visit: AEMA MISSION http://www.theimaginativeconservative.org/2015/05/the-21st-centurys-great-renaissance-inventor.html. It is the mission of the Atlanta Early Music Alli- Some early music lovers play new replicas of the ance to foster enjoyment and awareness of the histor- Renaissance instruments and are also interested in playing ically informed perfor- the KELHORNs. The latter have a sinuous bore which mance of music, with spe- cial emphasis on music makes even bass instruments “handy” to play, since they written before 1800. Its have finger hole arrangements similar to Recorders. mission will be accom- plished through dissemina- tion and coordination of Yet the sound of all these instruments is quite unlike that information, education and financial support. of the Recorder: The double-reed presents a haunting raspy other-worldly tone. (Renaissance? or Jurassic?) In this issue: George Kelischek just told me that he has initiated The Capped Reed Society Forum for Players and Makers of the Crumhorn, President ’ s Message page 1 Cornamuse, Kelhorn & Rauschpfeiff.
    [Show full text]
  • Three-Dimensional Integrated Circuit Design: EDA, Design And
    Integrated Circuits and Systems Series Editor Anantha Chandrakasan, Massachusetts Institute of Technology Cambridge, Massachusetts For other titles published in this series, go to http://www.springer.com/series/7236 Yuan Xie · Jason Cong · Sachin Sapatnekar Editors Three-Dimensional Integrated Circuit Design EDA, Design and Microarchitectures 123 Editors Yuan Xie Jason Cong Department of Computer Science and Department of Computer Science Engineering University of California, Los Angeles Pennsylvania State University [email protected] [email protected] Sachin Sapatnekar Department of Electrical and Computer Engineering University of Minnesota [email protected] ISBN 978-1-4419-0783-7 e-ISBN 978-1-4419-0784-4 DOI 10.1007/978-1-4419-0784-4 Springer New York Dordrecht Heidelberg London Library of Congress Control Number: 2009939282 © Springer Science+Business Media, LLC 2010 All rights reserved. This work may not be translated or copied in whole or in part without the written permission of the publisher (Springer Science+Business Media, LLC, 233 Spring Street, New York, NY 10013, USA), except for brief excerpts in connection with reviews or scholarly analysis. Use in connection with any form of information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed is forbidden. The use in this publication of trade names, trademarks, service marks, and similar terms, even if they are not identified as such, is not to be taken as an expression of opinion as to whether or not they are subject to proprietary rights. Printed on acid-free paper Springer is part of Springer Science+Business Media (www.springer.com) Foreword We live in a time of great change.
    [Show full text]
  • Hauntology, the Penumbra, and the Narratives of Play Experience
    Hauntology, the Penumbra, and the Narratives of Play Experience Lindsay D. Grace University of Miami, School of Communication Florida, United States of America [email protected] Abstract later in the writing of authors like Kurt Vonnegut. In This paper collects a series of heuristics in game level design to Slaughterhouse Five for example, Vonnegut uses the de- articulate the relationship between designed experience, per- vice of a science fiction – becoming unstuck in time – to ceived experience, and the mechanics of play. This work aims play with the notions of simultaneity [6]. Simultaneity is a simply to illuminate core concepts as a guide for framing the concept, futurist artists employed to provide a sense that relationship between designer/author and player/participant. It is logical spatial relations had been superseded [6]. Like offered simply as a philosophical lens for perceiving and design- Vonnegut’s characters, who see a person’s entire life like a ing the dynamic between created works and their perception by stretch of mountains, from baby legs to geriatric legs, the players. It does so by offering the concept of nested narratives - work of visual simultaneity is a collage of moments in time recursively experienced between the played narrative and the viewed at once. Today, the core computational method for designed narrative. It is an adaptation of Derrida’s Hauntology, such work is iteration and self-reference, the simplest ele- applied to the context of narratives in game design, at the scale ments of the programming convention of recursion. st Recursion, the repeated application of a self-referential and pace of 21 century game design.
    [Show full text]
  • Information Graphics Design Challenges and Workflow Management Marco Giardina, University of Neuchâtel, Switzerland, Pablo Medi
    Online Journal of Communication and Media Technologies Volume: 3 – Issue: 1 – January - 2013 Information Graphics Design Challenges and Workflow Management Marco Giardina, University of Neuchâtel, Switzerland, Pablo Medina, Sensiel Research, Switzerland Abstract Infographics, though still in its infancy in the digital world, may offer an opportunity for media companies to enhance their business processes and value creation activities. This paper describes research about the influence of infographics production and dissemination on media companies’ workflow management. Drawing on infographics examples from New York Times print and online version, this contribution empirically explores the evolution from static to interactive multimedia infographics, the possibilities and design challenges of this journalistic emerging field and its impact on media companies’ activities in relation to technology changes and media-use patterns. Findings highlight some explorative ideas about the required workflow and journalism activities for a successful inception of infographics into online news dissemination practices of media companies. Conclusions suggest that delivering infographics represents a yet not fully tapped opportunity for media companies, but its successful inception on news production routines requires skilled professionals in audiovisual journalism and revised business models. Keywords: newspapers, visual communication, infographics, digital media technology © Online Journal of Communication and Media Technologies 108 Online Journal of Communication and Media Technologies Volume: 3 – Issue: 1 – January - 2013 During this time of unprecedented change in journalism, media practitioners and scholars find themselves mired in a new debate on the storytelling potential of data visualization narratives. News organization including the New York Times, Washington Post and The Guardian are at the fore of innovation and experimentation and regularly incorporate dynamic graphics into their journalism products (Segel, 2011).
    [Show full text]
  • Understanding Performance Numbers in Integrated Circuit Design Oprecomp Summer School 2019, Perugia Italy 5 September 2019
    Understanding performance numbers in Integrated Circuit Design Oprecomp summer school 2019, Perugia Italy 5 September 2019 Frank K. G¨urkaynak [email protected] Integrated Systems Laboratory Introduction Cost Design Flow Area Speed Area/Speed Trade-offs Power Conclusions 2/74 Who Am I? Born in Istanbul, Turkey Studied and worked at: Istanbul Technical University, Istanbul, Turkey EPFL, Lausanne, Switzerland Worcester Polytechnic Institute, Worcester MA, USA Since 2008: Integrated Systems Laboratory, ETH Zurich Director, Microelectronics Design Center Senior Scientist, group of Prof. Luca Benini Interests: Digital Integrated Circuits Cryptographic Hardware Design Design Flows for Digital Design Processor Design Open Source Hardware Integrated Systems Laboratory Introduction Cost Design Flow Area Speed Area/Speed Trade-offs Power Conclusions 3/74 What Will We Discuss Today? Introduction Cost Structure of Integrated Circuits (ICs) Measuring performance of ICs Why is it difficult? EDA tools should give us a number Area How do people report area? Is that fair? Speed How fast does my circuit actually work? Power These days much more important, but also much harder to get right Integrated Systems Laboratory The performance establishes the solution space Finally the cost sets a limit to what is possible Introduction Cost Design Flow Area Speed Area/Speed Trade-offs Power Conclusions 4/74 System Design Requirements System Requirements Functionality Functionality determines what the system will do Integrated Systems Laboratory Finally the cost sets a limit
    [Show full text]
  • CSE 141L: Design Your Own Processor What You'll
    CSE 141L: Design your own processor What you’ll do: - learn Xilinx toolflow - learn Verilog language - propose new ISA - implement it - optimize it (for FPGA) - compete with other teams Grading 15% lab participation – webboard 85% various parts of the labs CSE 141L: Design your own processor Teams - two people - pick someone with similar goals - you keep them to the end of the class - more on the class website: http://www.cse.ucsd.edu/classes/sp08/cse141L/ Course Staff: 141L Instructor: Michael Taylor Email: [email protected] Office Hours: EBU 3b 4110 Tuesday 11:30-12:20 TA: Saturnino Email: [email protected] ebu 3b b260 Lab Hours: TBA (141 TA: Kwangyoon) Æ occasional cameos in 141L http://www-cse.ucsd.edu/classes/sp08/cse141L/ Class Introductions Stand up & tell us: -Name - How long until graduation - What you want to do when you “hit the big time” - What kind of thing you find intellectually interesting What is an FPGA? Next time: (Tuesday) Start working on Xilinx assignment (due next Tuesday) - should be posted Sat will give a tutorial on Verilog today Check the website regularly for updates: http://www.cse.ucsd.edu/classes/sp08/cse141L/ CSE 141: 0 Computer Architecture Professor: Michael Taylor UCSD Department of Computer Science & Engineering RF http://www.cse.ucsd.edu/classes/sp08/cse141/ Computer Architecture from 10,000 feet foo(int x) Class of { .. } application Physics Computer Architecture from 10,000 feet foo(int x) Class of { .. } application An impossibly large gap! In the olden days: “In 1942, just after the United States entered World War II, hundreds of women were employed around the country as Physics computers...” (source: IEEE) The Great Battles in Computer Architecture Are About How to Refine the Abstraction Layers foo(int x) { .
    [Show full text]
  • Website Management
    Website management: A course of study for strategic communication students Christine Clark Perry A thesis submitted to the faculty of the University of North Carolina at Chapel Hill in partial fulfillment of the requirements for the degree of Master of Arts in the School of Journalism and Mass Communication. Chapel Hill 2010 Approved by: Lois Boynton, Ph.D. Heidi Hennink-Kaminski, Ph.D. Ron Bergquist, Ph.D. © 2010 Christine Clark Perry ALL RIGHTS RESERVED ii ABSTRACT CHRISTINE CLARK PERRY: Website management: A course of study for strategic communication students (Under the direction of Lois Boynton, Ph.D.) Strategic communicators are increasingly called upon to evaluate, maintain, and improve websites. Yet, journalism and mass communication schools are not adequately preparing students to assume the role of website manager. This thesis presents evidence of the need for a website management course and offers a solution for professional graduate and upper-level undergraduate students studying public relations, advertising, or marketing. iii ACKNOWLEDGEMENTS This thesis would not have been possible without the patience, love, and support of my husband, Vernon, who took care of me and our home during my years in graduate school. He has been my rock, and I thank him deeply. I would also like to thank my advisor and committee chair, Lois Boynton, for her guidance and enthusiasm for my project; my other committee members, Heidi Hennink- Kaminski and Ron Bergquist, for their helpful contributions; and all of the journalism and mass communication professors who directly or indirectly influenced my work. Ramona DuBose and other leaders at the public health school also supported my studies and allowed me to flex work hours around my schoolwork.
    [Show full text]
  • COLLEGE of DESIGN Newsspring 2004
    NC STATE UNIVERSITY COLLEGE OF DESIGN news SPRING 2004 Angelo Abbate Karen E. DeWitt Jean Marie Livaudais Dr. Fatih Rifki PROFESSOR OF LANDSCAPE ARCHITECTURE HEAD OF HARRYE B. LYONS DESIGN LIBRARY DIRECTOR OF PROFESSIONAL RELATIONS, ASSOCIATE PROFESSOR OF ARCHITECTURE Carla Abramczyk Lope Max Díaz EXTERNAL RELATIONS ASSOCIATE DEAN FOR GRADUATE STUDIES DIRECTOR OF DEVELOPMENT, ASSOCIATE PROFESSOR OF ART + DESIGN Austin Lowrey Laurie Ringaert EXTERNAL RELATIONS Ed Driggers PROFESSOR EMERITUS OF GRAPHIC DESIGN DIRECTOR, CENTER FOR UNIVERSAL DESIGN Matthew Arion ACCOUNTING TECHNICIAN Meghan Lurowist Jackie Robertson COMPUTING CONSULTANT, STUDENT SERVICES ASSISTANT ADMINISTRATIVE SECRETARY INFORMATION TECHNOLOGY LABORATORY Richard Duncan COORDINATOR OF TRAINING IN UNIVERSAL DESIGN Fernando Magallanes Michael Rodrigues Delsey Avery RESEARCH, EXTENSION AND ENGAGEMENT ASSOCIATE PROFESSOR OF LANDSCAPE BUDGET MANAGER ADMINISTRATIVE ASSISTANT, DEAN'S OFFICE Cheryl Eatmon ARCHITECTURE Henry Sanoff FACULTY & STAFF Kermit Bailey ADMINISTRATIVE SECRETARY, Marvin J. Malecha PROFESSOR OF ARCHITECTURE ASSOCIATE PROFESSOR OF GRAPHIC DESIGN INDUSTRIAL DESIGN AND GRAPHIC DESIGN DEAN PROFESSOR OF ARCHITECTURE Dr. Kristen Schaffer Dr. Donald A. Barnes Jeremy Ficca ASSOCIATE PROFESSOR OF ARCHITECTURE PROFESSOR EMERITUS OF ARCHITECTURE ASSISTANT PROFESSOR OF ARCHITECTURE Joe McCoy COORDINATOR OF NETWORK & HARDWARE Martha Scotford Thomas Barrie Patrick FitzGerald SERVICES, PROFESSOR OF GRAPHIC DESIGN DIRECTOR OF SCHOOL OF ARCHITECTURE ASSOCIATE PROFESSOR OF ART
    [Show full text]
  • Processor Architecture Design Using 3D Integration Technology
    Processor Architecture Design Using 3D Integration Technology Yuan Xie Pennsylvania State University Computer Science and Engineering Department University Park, PA, 16802, USA [email protected] Abstract (4)Smaller form factor, which results in higher pack- ing density and smaller footprint due to the addition of The emerging three-dimensional (3D) chip architec- a third dimension to the conventional two dimensional tures, with their intrinsic capability of reducing the wire layout, and potentially results in a lower cost design. length, is one of the promising solutions to mitigate This tutorial paper first presents the background on the interconnect problem in modern microprocessor de- 3D integration technology, and then reviews various ap- signs. 3D memory stacking also enables much higher proaches to design future 3D microprocessors, which memory bandwidth for future chip-multiprocessor de- leverage the benefits of fast latency, higher bandwidth, sign, mitigating the “memory wall” problem. In addi- and heterogeneous integration capability that are offered tion, heterogenous integration enabled by 3D technol- by 3D technology. The challenges for future 3D archi- ogy can also result in innovation designs for future mi- tecture design are also discussed in the last section. croprocessors. This paper serves as a survey of various approaches to design future 3D microprocessors, lever- 2. 3D Integration Technology aging the benefits of fast latency, higher bandwidth, and The 3D integration technologies [25,26] can be clas- heterogeneous integration capability that are offered by sified into one of the two following categories. (1) 3D technology. 1 Monolithic approach. This approach involves sequen- tial device process. The frontend processing (to build the 1.
    [Show full text]
  • Processor Design：System-On-Chip Computing For
    Processor Design Processor Design System-on-Chip Computing for ASICs and FPGAs Edited by Jari Nurmi Tampere University of Technology Finland A C.I.P. Catalogue record for this book is available from the Library of Congress. ISBN 978-1-4020-5529-4 (HB) ISBN 978-1-4020-5530-0 (e-book) Published by Springer, P.O. Box 17, 3300 AA Dordrecht, The Netherlands. www.springer.com Printed on acid-free paper All Rights Reserved © 2007 Springer No part of this work may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, microfilming, recording or otherwise, without written permission from the Publisher, with the exception of any material supplied specifically for the purpose of being entered and executed on a computer system, for exclusive use by the purchaser of the work. To Pirjo, Lauri, Eero, and Santeri Preface When I started my computing career by programming a PDP-11 computer as a freshman in the university in early 1980s, I could not have dreamed that one day I’d be able to design a processor. At that time, the freshmen were only allowed to use PDP. Next year I was given the permission to use the famous brand-new VAX-780 computer. Also, my new roommate at the dorm had got one of the first personal computers, a Commodore-64 which we started to explore together. Again, I could not have imagined that hundreds of times the processing power will be available in an everyday embedded device just a quarter of century later.
    [Show full text]