DOCSLIB.ORG

V850 Series Pamphlet

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
V850 Series Pamphlet The V850 Series of high-performance microcontrollers answers many different application system needs. It realizes superlatively low power consumption and low noise while offering high performance and a wide array of functions. The broad V850 product lineup provides optimum solutions for the next- generation systems of customers. High Product performance deployment Performance range of Low-end/Middle-range/ 20 to over 300 MIPS with high-end/ASSP single instruction set deployment Additional System LSIs functions Rich middleware Smooth transition to lineup system LSIs Development environment Rich development environment lineup 2 Pamphlet U15412EJ4V1PF INDEX Roadmap/Features 04 V850 Series Product Roadmap • • • 4 5 Keys of V850 • • • • • • • • • • • • • 6 NEC Electronics Microcontroller Deployment • 5 Set Application Examples • • • • 5 Product Lineup 08 Low-End Lineup • • • • • • • • • • • • • 8 ASSP Lineup • • • • • • • • • • • • • • • 14 Middle-Range Lineup • • • • • • • • 10 Memory Lineup • • • • • • • • • • • • • 18 High-End Lineup • • • • • • • • • • • • 12 Package Lineup • • • • • • • • • • • • • 19 CPU 20 CPU Roadmap • • • • • • • • • • • • • • 20 V850 Series Common Architecture • • • 22 CPU Core Function Comparison • • 20 V850E1,V850ES Architecture • • • 26 System LSI Support • • • • • • • • • 21 V850E2 Architecture • • • • • • • • • 27 Variety of Peripheral Functions 28 Memory Access Functions • • • • 28 Serial Interface • • • • • • • • • • • • • • 31 Analog Circuits • • • • • • • • • • • • • 29 Other • • • • • • • • • • • • • • • • • • • • • • 32 Timer/Counter • • • • • • • • • • • • • 30 Performance 34 V850 Series Benchmark • • • • • • 34 Low Power Consumption • • • • 34 Low Noise Countermeasures • • 35 Middleware 36 V850 Series Middleware List • • 36 Text to Speech Speech Recognition • • • • • • • • • 37 (for Japanese Text) • • • • • • • • • 37 JPEG • • • • • • • • • • • • • • • • • • • • • 37 Flash 38 Features • • • • • • • • • • • • • • • • • • • • 38 Flash Memory Programmers • • 40 Rewrite Modes • • • • • • • • • • • • • 38 Flash Specifications List • • • • • • 39 Product Specifications List 42 Low-End Lineup • • • • • • • • • • • • 42 High-End Lineup • • • • • • • • • • • • 50 Middle-Range Lineup • • • • • • • • 44 ASSP Lineup • • • • • • • • • • • • • • • 47 Development Environment 52 Low-Price Development Environment Lineup • • • 53 V850 Series Development Environment • • • 57 Development Flow • • • • • • • • • • 54 Software Product • • • • • • • • • • • • 59 Development Tools • • • • • • • • • • 54 Information Dissemination 62 V850 Series Website • • • • • • • • • 62 Pamphlet U15412EJ4V1PF 3 Roadmap/Features V850 Series Product Roadmap Continuously evolving V850 Series through an expanding product lineup CPU core release completed V850E2V850E2 corecore 200 to 400 MHz Product deployment under planning ASSP lineup V850E1V850E1 corecore High-endHigh-end lineuplineup ASSP lineup 150 MHz @ 215 MIPS Inverter control High performance: On-chip MEMC/DMA DVC control • Frequency: 33 to 150 MHz Car audio control • Memory size: ROM: ROM-less to 512 KB Power meter control RAM: 4 to 128 KB • PKG: 100 to 240 pins (QFP & FBGA) Dashboard control • Frequency: 16 to 64 MHz • Memory size: ROM: ROM-less to 640 KB RAM: 4 to 48 KB V850V850 corecore Middle-rangeMiddle-range lineuplineup • PKG: 64 to 257 pins (QFP & FBGA) 33 MHz @ 38 MIPS Realization of low EMI noise • Frequency: 20 to 34 MHz • Memory size: ROM: ROM-loss to 640 KB RAM: 4 to 48 KB • PKG: 100 to 144 pins (QFP & FBGA) V850ESV850ES corecore Low-endLow-end lineuplineup 20 MHz @ 29 MIPS High cost-performance • Frequency: 20 MHz • Memory size: ROM: 64 to 256 KB RAM: 4 to 16 KB • PKG: 64 to 144 pins (QFP) Standard lineups Field-specific lineups 4 Pamphlet U15412EJ4V1PF NEC Electronics Microcontroller Deployment TM VR7700 VR5000 Series Series 64-bit RISC VR4100 Series High performance V850E/Mxx high-end lineup Inverter, DVC, storage ASSP lineup 32-bit RISC V850ES/Sxx, V850/Sxx middle-range lineup Kx1 Series V850ES/Kxx, 78K0/Kxx low-end lineup 78K4 Data processing 78K0 System control 8/16-bit CISC 78K0S 75X/XL 17K 8 to 16-bit applications 32-bit applications 64-bit applications Price Set Application Examples The V850 Series is suitable for various application fields and raises the commercial value of customer systems. Automotive Engines, dashboards, power steering, ABS Audio Car audio, portable audio, component stereo systems Upward compatible instruction sets Portable devices PDA, IC recorders Camera DVC, DSC, SLR cameras Laser-beam printers, inkjet printers, scanners, Computer peripherals fax machines Air conditioners, refrigerators, washing machines, Home appliances microwave ovens Industrial motors, control equipment, Industrial equipment vending machines, power meters Video and recording equipment DVD players, D-VHS, industrial cameras Electronic instruments, electric bidets, toys, Other learning devices, remote controllers, etc. Pamphlet U15412EJ4V1PF 5 Roadmap/Features 5 Keys of V850 5 points supporting the high performance of the V850 Series High performance Performance ranging from 20 to over 300 MIPS with single instruction set High performance =>200 MHz Processor products Data processing Not compatible V850E2 Other 150 MHz Compatible with up to manufacturers' 32-bit V850E1 66 MHz microcontrollers middle-range class 33 MHz •Compared to 8-/16-bit microcontroller, offer a MIPS Not compatible performance 10 or more times higher for the same V850 frequency, and 2 to 3 times higher at the actual application level (based on NEC evaluation) Other 32 MHz System operation at frequencies 1/2 to 1/3 those of 8- • manufacturers' 16-bit Compatible with up to high-end class V850ES /16-bit microcontrollers is enabled, contributing to models with MIPS performance up to 20 MHz microcontrollers 10 times higher V850 Compatible at lowering system power consumption. object level! •The V850 core, V850ES core, V850E1 core, and V850E2 System control core are upward compatible at the object level. Product lineup Low-end/Middle-range/High-end/ASSP deployment Product lineup High-End lineup Automotive V850E/Mxx High performance Office equipment V850E2 core ASSP lineup V850E1 core On-chip dedicated V850E/xxx hardware V850ES/xxx Industrial V850ES core V850/xxx Low noise, V850 core •Low-end lineup: Kx1 Series of general-purpose low power consumption Middle-range lineup Communication microcontrollers for 16 to 32-bit market designed for high cost-performance. V850ES/Sxx V850/Sxx •Middle-range lineup: Low noise, low power consumption, Home large-capacity memory lineup, low-voltage operation support High cost-performance appliances •High-End lineup: Designed for high performance, on-chip Low-end lineup memory controller and DMA V850ES/Kxx Consumer •ASSP lineup: Field-specific product lineup, on-chip electronics dedicated hardware Additional functions Rich middleware lineup Additional functions Amusement machines Portable devices Electronic FAX dictionaries DSC Handwriting JBIG Toys recognition Car audio MH/MR/MMR ADPCM TTS Image processing Human interface Speech recognition •Realization of systems with high added value through the JPEG Middleware addition of supplementary functions to existing systems Home via middleware appliances •Realization of functions heretofore realized with Browser Networks TCP/IP peripheral ICs through V850 + middleware, reducing AV equipment Phones development time and reducing system costs JavaTM •Rich lineup of video, audio, network-related, and other middleware tuned for V850 Series 6 Pamphlet U15412EJ4V1PF System LSI Smooth transition to system LSIs System LSI System Processes Design environment Micro-fabrication technology Chip design environment Multi-layer wiring technology Synthesis/verification Mixed-process technology CPU DSP Software development environment High-pin-count packages Analog IP Hardware/software coordinated design Memory Flash PC I/F •The V850 Series is also being actively expanded for ASIC Logic DRAM CPU cores, realizing smooth transition to system LSIs •The following elements essential for system LSIs are provided middleware on a timely basis: IP cores Middleware <1> Leading-edge process technology MPU, DSP, DRAM, Voice recognition/synthesis <2> High-performance CPU core SRAM, AV, communication, AV processing <3> Rich lineup of IP cores BUS, high-speed I/O (JPEG1, MPEG1, etc.) <4> Top-down design environment Modem <5> Flexible application design 1000 Next-generation core 700 Next-generation 800 to 1000 MIPS process 500 0.13 µm Nx85E2 process V850E2 400 MHz V850E2/xxx 300 Nx85E2 266 MHz Nx85E2 200 200 MHz Nx85E 150 MHz Performance (MIPS) 100 V850E1 0.18 µm process Nx85E 66 MHz V850E/ME2 66 Under planning 0.25 µm V850E/MA1 MA2 MA3 process 33 Under development 0.35 µm V850 process In mass production Generation Development environment Rich development environment lineup Development environment Utilization of existing functions 78K development Improved usability V850 development environment environment PM PM Project Manager Project Manager CC (Compiler)Improved versatility CA (Compiler) V850 products Realization of high- RX (Real-time OS) Improved performance RX (Real-time OS) performance powerful development +RD (task debugger) Debugging support +AZ (Analyzer) environment making use of • High performance TM •IECUBE , a low-cost high-performance emulator, and SM (Simulator) Debugging support SM (Simulator) • General-purpose N-Wire CARD, an ultra-low cost on-chip emulator are registers • Large memory available ID (Debugger) Improved usability ID (Debugger)
Load more

Recommended publications
  • Data Storage the CPU-Memory
    Data Storage •Disks • Hard disk (HDD) • Solid state drive (SSD) •Random Access Memory • Dynamic RAM (DRAM) • Static RAM (SRAM) •Registers • %rax, %rbx, ... Sean Barker 1 The CPU-Memory Gap 100,000,000.0 10,000,000.0 Disk 1,000,000.0 100,000.0 SSD Disk seek time 10,000.0 SSD access time 1,000.0 DRAM access time Time (ns) Time 100.0 DRAM SRAM access time CPU cycle time 10.0 Effective CPU cycle time 1.0 0.1 CPU 0.0 1985 1990 1995 2000 2003 2005 2010 2015 Year Sean Barker 2 Caching Smaller, faster, more expensive Cache 8 4 9 10 14 3 memory caches a subset of the blocks Data is copied in block-sized 10 4 transfer units Larger, slower, cheaper memory Memory 0 1 2 3 viewed as par@@oned into “blocks” 4 5 6 7 8 9 10 11 12 13 14 15 Sean Barker 3 Cache Hit Request: 14 Cache 8 9 14 3 Memory 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Sean Barker 4 Cache Miss Request: 12 Cache 8 12 9 14 3 12 Request: 12 Memory 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Sean Barker 5 Locality ¢ Temporal locality: ¢ Spa0al locality: Sean Barker 6 Locality Example (1) sum = 0; for (i = 0; i < n; i++) sum += a[i]; return sum; Sean Barker 7 Locality Example (2) int sum_array_rows(int a[M][N]) { int i, j, sum = 0; for (i = 0; i < M; i++) for (j = 0; j < N; j++) sum += a[i][j]; return sum; } Sean Barker 8 Locality Example (3) int sum_array_cols(int a[M][N]) { int i, j, sum = 0; for (j = 0; j < N; j++) for (i = 0; i < M; i++) sum += a[i][j]; return sum; } Sean Barker 9 The Memory Hierarchy The Memory Hierarchy Smaller On 1 cycle to access CPU Chip Registers Faster Storage Costlier instrs can L1, L2 per byte directly Cache(s) ~10’s of cycles to access access (SRAM) Main memory ~100 cycles to access (DRAM) Larger Slower Flash SSD / Local network ~100 M cycles to access Cheaper Local secondary storage (disk) per byte slower Remote secondary storage than local (tapes, Web servers / Internet) disk to access Sean Barker 10.
    [Show full text]
  • JTAG Programmer Overview for Hercules-Based Microcontrollers
    Application Report SPNA230–November 2015 JTAG Programmer Overview for Hercules-Based Microcontrollers CharlesTsai ABSTRACT This application report describes the necessary steps needed by the third party developers to create a JTAG-based flash programmer for the Hercules™ family of microcontrollers. This document does not substitute the existing user guides on JTAG access to the target systems and how to program the Flash memory, but rather serves as a central location to reference these documents with clarifications specific to the implementation of the Hercules family of microcontrollers. Contents 1 Introduction ................................................................................................................... 2 2 Hercules JTAG Scan Architecture......................................................................................... 2 3 Creating the Firmware to Program the Flash Memory ................................................................ 22 4 Flash Verification ........................................................................................................... 23 5 References .................................................................................................................. 23 List of Figures 1 Hercules JTAG Scan Architecture......................................................................................... 3 2 Conceptual ICEPICK-C Block Diagram for Hercules Implementation ................................................ 5 3 Fields of the 32-Bit Scan Value for Accessing Mapped Registers
    [Show full text]
  • The Instruction Set Architecture
    Quiz 0 Lecture 2: The Instruction Set Architecture COS / ELE 375 Computer Architecture and Organization Princeton University Fall 2015 Prof. David August 1 2 Quiz 0 CD 3 Miles of Music 3 4 Pits and Lands Interpretation 0 1 1 1 0 1 0 1 As Music: 011101012 = 117/256 position of speaker As Number: Transition represents a bit state (1/on/red/female/heads) 01110101 = 1 + 4 + 16 + 32 + 64 = 117 = 75 No change represents other state (0/off/white/male/tails) 2 10 16 (Get comfortable with base 2, 8, 10, and 16.) As Text: th 011101012 = 117 character in the ASCII codes = “u” 5 6 Interpretation – ASCII Princeton Computer Science Building West Wall 7 8 Interpretation Binary Code and Data (Hello World!) • Programs consist of Code and Data • Code and Data are Encoded in Bits IA-64 Binary (objdump) As Music: 011101012 = 117/256 position of speaker As Number: 011101012 = 1 + 4 + 16 + 32 + 64 = 11710 = 7516 As Text: th 011101012 = 117 character in the ASCII codes = “u” CAN ALSO BE INTERPRETED AS MACHINE INSTRUCTION! 9 Interfaces in Computer Systems Instructions Sequential Circuit!! Software: Produce Bits Instructing Machine to Manipulate State or Produce I/O Computers process information State Applications • Input/Output (I/O) Operating System • State (memory) • Computation (processor) Compiler Firmware Instruction Set Architecture Input Output Instruction Set Processor I/O System Datapath & Control Computation Digital Design Circuit Design • Instructions instruct processor to manipulate state Layout • Instructions instruct processor to produce I/O in the same way Hardware: Read and Obey Instruction Bits 12 State State – Main Memory Typical modern machine has this architectural state: Main Memory (AKA: RAM – Random Access Memory) 1.
    [Show full text]
  • Frequently Asked Questions in Mathematics
    Frequently Asked Questions in Mathematics The Sci.Math FAQ Team. Editor: Alex L´opez-Ortiz e-mail: [email protected] Contents 1 Introduction 4 1.1 Why a list of Frequently Asked Questions? . 4 1.2 Frequently Asked Questions in Mathematics? . 4 2 Fundamentals 5 2.1 Algebraic structures . 5 2.1.1 Monoids and Groups . 6 2.1.2 Rings . 7 2.1.3 Fields . 7 2.1.4 Ordering . 8 2.2 What are numbers? . 9 2.2.1 Introduction . 9 2.2.2 Construction of the Number System . 9 2.2.3 Construction of N ............................... 10 2.2.4 Construction of Z ................................ 10 2.2.5 Construction of Q ............................... 11 2.2.6 Construction of R ............................... 11 2.2.7 Construction of C ............................... 12 2.2.8 Rounding things up . 12 2.2.9 What’s next? . 12 3 Number Theory 14 3.1 Fermat’s Last Theorem . 14 3.1.1 History of Fermat’s Last Theorem . 14 3.1.2 What is the current status of FLT? . 14 3.1.3 Related Conjectures . 15 3.1.4 Did Fermat prove this theorem? . 16 3.2 Prime Numbers . 17 3.2.1 Largest known Mersenne prime . 17 3.2.2 Largest known prime . 17 3.2.3 Largest known twin primes . 18 3.2.4 Largest Fermat number with known factorization . 18 3.2.5 Algorithms to factor integer numbers . 18 3.2.6 Primality Testing . 19 3.2.7 List of record numbers . 20 3.2.8 What is the current status on Mersenne primes? .
    [Show full text]
  • Chapter 7 Expressions and Assignment Statements
    Chapter 7 Expressions and Assignment Statements Chapter 7 Topics Introduction Arithmetic Expressions Overloaded Operators Type Conversions Relational and Boolean Expressions Short-Circuit Evaluation Assignment Statements Mixed-Mode Assignment Chapter 7 Expressions and Assignment Statements Introduction Expressions are the fundamental means of specifying computations in a programming language. To understand expression evaluation, need to be familiar with the orders of operator and operand evaluation. Essence of imperative languages is dominant role of assignment statements. Arithmetic Expressions Their evaluation was one of the motivations for the development of the first programming languages. Most of the characteristics of arithmetic expressions in programming languages were inherited from conventions that had evolved in math. Arithmetic expressions consist of operators, operands, parentheses, and function calls. The operators can be unary, or binary. C-based languages include a ternary operator, which has three operands (conditional expression). The purpose of an arithmetic expression is to specify an arithmetic computation. An implementation of such a computation must cause two actions: o Fetching the operands from memory o Executing the arithmetic operations on those operands. Design issues for arithmetic expressions: 1. What are the operator precedence rules? 2. What are the operator associativity rules? 3. What is the order of operand evaluation? 4. Are there restrictions on operand evaluation side effects? 5. Does the language allow user-defined operator overloading? 6. What mode mixing is allowed in expressions? Operator Evaluation Order 1. Precedence The operator precedence rules for expression evaluation define the order in which “adjacent” operators of different precedence levels are evaluated (“adjacent” means they are separated by at most one operand).
    [Show full text]
  • Microprocessor Architecture
    EECE416 Microcomputer Fundamentals Microprocessor Architecture Dr. Charles Kim Howard University 1 Computer Architecture Computer System CPU (with PC, Register, SR) + Memory 2 Computer Architecture •ALU (Arithmetic Logic Unit) •Binary Full Adder 3 Microprocessor Bus 4 Architecture by CPU+MEM organization Princeton (or von Neumann) Architecture MEM contains both Instruction and Data Harvard Architecture Data MEM and Instruction MEM Higher Performance Better for DSP Higher MEM Bandwidth 5 Princeton Architecture 1.Step (A): The address for the instruction to be next executed is applied (Step (B): The controller "decodes" the instruction 3.Step (C): Following completion of the instruction, the controller provides the address, to the memory unit, at which the data result generated by the operation will be stored. 6 Harvard Architecture 7 Internal Memory (“register”) External memory access is Very slow For quicker retrieval and storage Internal registers 8 Architecture by Instructions and their Executions CISC (Complex Instruction Set Computer) Variety of instructions for complex tasks Instructions of varying length RISC (Reduced Instruction Set Computer) Fewer and simpler instructions High performance microprocessors Pipelined instruction execution (several instructions are executed in parallel) 9 CISC Architecture of prior to mid-1980’s IBM390, Motorola 680x0, Intel80x86 Basic Fetch-Execute sequence to support a large number of complex instructions Complex decoding procedures Complex control unit One instruction achieves a complex task 10
    [Show full text]
  • What Do We Mean by Architecture?
    Embedded programming: Comparing the performance and development workflows for architectures Embedded programming week FABLAB BRIGHTON 2018 What do we mean by architecture? The architecture of microprocessors and microcontrollers are classified based on the way memory is allocated (memory architecture). There are two main ways of doing this: Von Neumann architecture (also known as Princeton) Von Neumann uses a single unified cache (i.e. the same memory) for both the code (instructions) and the data itself, Under pure von Neumann architecture the CPU can be either reading an instruction or reading/writing data from/to the memory. Both cannot occur at the same time since the instructions and data use the same bus system. Harvard architecture Harvard architecture uses different memory allocations for the code (instructions) and the data, allowing it to be able to read instructions and perform data memory access simultaneously. The best performance is achieved when both instructions and data are supplied by their own caches, with no need to access external memory at all. How does this relate to microcontrollers/microprocessors? We found this page to be a good introduction to the topic of microcontrollers and ​ ​ microprocessors, the architectures they use and the difference between some of the common types. First though, it’s worth looking at the difference between a microprocessor and a microcontroller. Microprocessors (e.g. ARM) generally consist of just the Central ​ ​ Processing Unit (CPU), which performs all the instructions in a computer program, including arithmetic, logic, control and input/output operations. Microcontrollers (e.g. AVR, PIC or ​ 8051) contain one or more CPUs with RAM, ROM and programmable input/output ​ peripherals.
    [Show full text]
  • Simple Computer Example Register Structure
    Simple Computer Example Register Structure Read pp. 27-85 Simple Computer • To illustrate how a computer operates, let us look at the design of a very simple computer • Specifications 1. Memory words are 16 bits in length 2. 2 12 = 4 K words of memory 3. Memory can be accessed in one clock cycle 4. Single Accumulator for ALU (AC) 5. Registers are fully connected Simple Computer Continued 4K x 16 Memory MAR 12 MDR 16 X PC 12 ALU IR 16 AC Simple Computer Specifications (continued) 6. Control signals • INCPC – causes PC to increment on clock edge - [PC] +1 PC •ACin - causes output of ALU to be stored in AC • GMDR2X – get memory data register to X - [MDR] X • Read (Write) – Read (Write) contents of memory location whose address is in MAR To implement instructions, control unit must break down the instruction into a series of register transfers (just like a complier must break down C program into a series of machine level instructions) Simple Computer (continued) • Typical microinstruction for reading memory State Register Transfer Control Line(s) Next State 1 [[MAR]] MDR Read 2 • Timing State 1 State 2 During State 1, Read set by control unit CLK - Data is read from memory - MDR changes at the Read beginning of State 2 - Read is completed in one clock cycle MDR Simple Computer (continued) • Study: how to write the microinstructions to implement 3 instructions • ADD address • ADD (address) • JMP address ADD address: add using direct addressing 0000 address [AC] + [address] AC ADD (address): add using indirect addressing 0001 address [AC] + [[address]] AC JMP address 0010 address address PC Instruction Format for Simple Computer IR OP 4 AD 12 AD = address - Two phases to implement instructions: 1.
    [Show full text]
  • The Central Processing Unit(CPU). the Brain of Any Computer System Is the CPU
    Computer Fundamentals 1'stage Lec. (8 ) College of Computer Technology Dept.Information Networks The central processing unit(CPU). The brain of any computer system is the CPU. It controls the functioning of the other units and process the data. The CPU is sometimes called the processor, or in the personal computer field called “microprocessor”. It is a single integrated circuit that contains all the electronics needed to execute a program. The processor calculates (add, multiplies and so on), performs logical operations (compares numbers and make decisions), and controls the transfer of data among devices. The processor acts as the controller of all actions or services provided by the system. Processor actions are synchronized to its clock input. A clock signal consists of clock cycles. The time to complete a clock cycle is called the clock period. Normally, we use the clock frequency, which is the inverse of the clock period, to specify the clock. The clock frequency is measured in Hertz, which represents one cycle/second. Hertz is abbreviated as Hz. Usually, we use mega Hertz (MHz) and giga Hertz (GHz) as in 1.8 GHz Pentium. The processor can be thought of as executing the following cycle forever: 1. Fetch an instruction from the memory, 2. Decode the instruction (i.e., determine the instruction type), 3. Execute the instruction (i.e., perform the action specified by the instruction). Execution of an instruction involves fetching any required operands, performing the specified operation, and writing the results back. This process is often referred to as the fetch- execute cycle, or simply the execution cycle.
    [Show full text]
  • Intel Quartus Prime Pro Edition User Guide: Programmer Send Feedback
    Intel® Quartus® Prime Pro Edition User Guide Programmer Updated for Intel® Quartus® Prime Design Suite: 21.2 Subscribe UG-20134 | 2021.07.21 Send Feedback Latest document on the web: PDF | HTML Contents Contents 1. Intel® Quartus® Prime Programmer User Guide..............................................................4 1.1. Generating Primary Device Programming Files........................................................... 5 1.2. Generating Secondary Programming Files................................................................. 6 1.2.1. Generating Secondary Programming Files (Programming File Generator)........... 7 1.2.2. Generating Secondary Programming Files (Convert Programming File Dialog Box)............................................................................................. 11 1.3. Enabling Bitstream Security for Intel Stratix 10 Devices............................................ 18 1.3.1. Enabling Bitstream Authentication (Programming File Generator)................... 19 1.3.2. Specifying Additional Physical Security Settings (Programming File Generator).............................................................................................. 21 1.3.3. Enabling Bitstream Encryption (Programming File Generator).........................22 1.4. Enabling Bitstream Encryption or Compression for Intel Arria 10 and Intel Cyclone 10 GX Devices.................................................................................................. 23 1.5. Generating Programming Files for Partial Reconfiguration.........................................
    [Show full text]
  • The Microarchitecture of a Low Power Register File
    The Microarchitecture of a Low Power Register File Nam Sung Kim and Trevor Mudge Advanced Computer Architecture Lab The University of Michigan 1301 Beal Ave., Ann Arbor, MI 48109-2122 {kimns, tnm}@eecs.umich.edu ABSTRACT Alpha 21464, the 512-entry 16-read and 8-write (16-r/8-w) ports register file consumed more power and was larger than The access time, energy and area of the register file are often the 64 KB primary caches. To reduce the cycle time impact, it critical to overall performance in wide-issue microprocessors, was implemented as two 8-r/8-w split register files [9], see because these terms grow superlinearly with the number of read Figure 1. Figure 1-(a) shows the 16-r/8-w file implemented and write ports that are required to support wide-issue. This paper directly as a monolithic structure. Figure 1-(b) shows it presents two techniques to reduce the number of ports of a register implemented as the two 8-r/8-w register files. The monolithic file intended for a wide-issue microprocessor without hardly any register file design is slow because each memory cell in the impact on IPC. Our results show that it is possible to replace a register file has to drive a large number of bit-lines. In register file with 16 read and 8 write ports, intended for an eight- contrast, the split register file is fast, but duplicates the issue processor, with a register file with just 8 read and 8 write contents of the register file in two memory arrays, resulting in ports so that the impact on IPC is a few percent.
    [Show full text]
  • The Von Neumann Computer Model 5/30/17, 10:03 PM
    The von Neumann Computer Model 5/30/17, 10:03 PM CIS-77 Home http://www.c-jump.com/CIS77/CIS77syllabus.htm The von Neumann Computer Model 1. The von Neumann Computer Model 2. Components of the Von Neumann Model 3. Communication Between Memory and Processing Unit 4. CPU data-path 5. Memory Operations 6. Understanding the MAR and the MDR 7. Understanding the MAR and the MDR, Cont. 8. ALU, the Processing Unit 9. ALU and the Word Length 10. Control Unit 11. Control Unit, Cont. 12. Input/Output 13. Input/Output Ports 14. Input/Output Address Space 15. Console Input/Output in Protected Memory Mode 16. Instruction Processing 17. Instruction Components 18. Why Learn Intel x86 ISA ? 19. Design of the x86 CPU Instruction Set 20. CPU Instruction Set 21. History of IBM PC 22. Early x86 Processor Family 23. 8086 and 8088 CPU 24. 80186 CPU 25. 80286 CPU 26. 80386 CPU 27. 80386 CPU, Cont. 28. 80486 CPU 29. Pentium (Intel 80586) 30. Pentium Pro 31. Pentium II 32. Itanium processor 1. The von Neumann Computer Model Von Neumann computer systems contain three main building blocks: The following block diagram shows major relationship between CPU components: the central processing unit (CPU), memory, and input/output devices (I/O). These three components are connected together using the system bus. The most prominent items within the CPU are the registers: they can be manipulated directly by a computer program. http://www.c-jump.com/CIS77/CPU/VonNeumann/lecture.html Page 1 of 15 IPR2017-01532 FanDuel, et al.
    [Show full text]