Intel ® Atom™ Processor E6xx Series SKU for Different Segments” on Page 30 Updated Table 15

Total Page:16

File Type:pdf, Size:1020Kb

Intel ® Atom™ Processor E6xx Series SKU for Different Segments” on Page 30 Updated Table 15 Intel® Atom™ Processor E6xx Series Datasheet July 2011 Revision 004US Document Number: 324208-004US INFORMATIONLegal Lines and Disclaimers IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL’S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR. Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked “reserved” or “undefined.” Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information. The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order. Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548- 4725, or go to: http://www.intel.com/#/en_US_01. Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families. Go to: http://www.intel.com/products/processor%5Fnumber/ for details. α Intel® Hyper-Threading Technology requires a computer system with a processor supporting Intel® HT Technology and an Intel® HT Technology- enabled chipset, BIOS and operating system. Performance will vary depending on the specific hardware and software you use. For more information including details on which processors support Intel® HT Technology, see http://www.intel.com/products/ht/hyperthreading_more.htm. β Intel® High Definition Audio requires a system with an appropriate Intel® chipset and a motherboard with an appropriate CODEC and the necessary drivers installed. System sound quality will vary depending on actual implementation, controller, CODEC, drivers and speakers. For more information about Intel® HD audio, refer to http://www.intel.com/. χ 64-bit computing on Intel® architecture requires a computer system with a processor, chipset, BIOS, operating system, device drivers and applications enabled for Intel® 64 architecture. Performance will vary depending on your hardware and software configurations. Consult with your system vendor for more information. δ Intel® Virtualization Technology requires a computer system with an enabled Intel® processor, BIOS, virtual machine monitor (VMM) and, for some uses, certain computer system software enabled for it. Functionality, performance or other benefits will vary depending on hardware and software configurations and may require a BIOS update. Software applications may not be compatible with all operating systems. Please check with your application vendor. ε The original equipment manufacturer must provide Intel® Trusted Platform Module (Intel® TPM) functionality, which requires an Intel® TPM-supported BIOS. Intel® TPM functionality must be initialized and may not be available in all countries. θ For Enhanced Intel SpeedStep® Technology, see the http://processorfinder.intel.com/ or contact your Intel representative for more information. I2C* is a two-wire communications bus/protocol developed by Philips. SMBus is a subset of the I2C* bus/protocol and was developed by Intel. Implementations of the I2C* bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation. BunnyPeople, Celeron, Celeron Inside, Centrino, Centrino Inside, Core Inside, i960, Intel, the Intel logo, Intel AppUp, Intel Atom, Intel Atom Inside, Intel Core, Intel Inside, the Intel Inside logo, Intel NetBurst, Intel NetMerge, Intel NetStructure, Intel SingleDriver, Intel SpeedStep, Intel Sponsors of Tomorrow., the Intel Sponsors of Tomorrow. logo, Intel StrataFlash, Intel Viiv, Intel vPro, Intel XScale, InTru, the InTru logo, InTru soundmark, Itanium, Itanium Inside, MCS, MMX, Moblin, Pentium, Pentium Inside, skoool, the skoool logo, Sound Mark, The Journey Inside, vPro Inside, VTune, Xeon, and Xeon Inside are trademarks of Intel Corporation in the U.S. and other countries. *Other names and brands may be claimed as the property of others. Copyright © 2011, Intel Corporation. All rights reserved. Intel® Atom™ Processor E6xx Series DS July 2011 2 Document Number: 324208-004US Contents—Intel® Atom™ Processor E6xx Series Contents 1.0 Introduction ............................................................................................................ 23 1.1 Terminology ..................................................................................................... 23 1.2 Reference Documents ........................................................................................ 25 1.3 Components Overview ....................................................................................... 25 1.3.1 Low-Power Intel® Architecture Core.......................................................... 26 1.3.2 System Memory Controller ...................................................................... 27 1.3.3 Graphics ............................................................................................... 27 1.3.4 Video Decode ........................................................................................ 27 1.3.5 Video Encode......................................................................................... 27 1.3.6 Display Interfaces .................................................................................. 27 1.3.6.1 LVDS Interface ......................................................................... 28 1.3.6.2 Serial DVO (SDVO) Display Interface ........................................... 28 1.3.7 PCI Express* ......................................................................................... 28 1.3.8 LPC Interface......................................................................................... 28 β β 1.3.9 Intel® High Definition Audio (Intel® HD Audio ) Controller.......................... 28 1.3.10 SMBus Host Controller ............................................................................ 29 1.3.11 General Purpose I/O (GPIO)..................................................................... 29 1.3.12 Serial Peripheral Interface (SPI) ............................................................... 29 1.3.13 Power Management ................................................................................ 29 1.3.14 Watchdog Timer (WDT)........................................................................... 29 1.3.15 Real Time Clock (RTC) ............................................................................ 29 1.3.16 Package ................................................................................................ 29 1.3.17 Intel® Atom™ Processor E6xx Series SKU.................................................. 30 2.0 Signal Description ................................................................................................... 31 2.1 System Memory Signals ..................................................................................... 32 2.2 Integrated Display Interfaces.............................................................................. 33 2.2.1 LVDS Signals ......................................................................................... 33 2.2.2 Serial Digital Video Output (SDVO) Signals ................................................ 34 2.3 PCI Express* Signals ......................................................................................... 35 β 2.4 Intel® High Definition Audio Interface Signals ...................................................... 35 2.5 LPC Interface Signals ......................................................................................... 36 2.6 SMBus Interface Signals..................................................................................... 36 2.7 SPI Interface Signals ......................................................................................... 36 2.8 Power Management Interface Signals................................................................... 37 2.9 Real Time Clock Interface Signals ........................................................................ 38 2.10 JTAG and Debug Interface .................................................................................. 39 2.11 Miscellaneous Signals and Clocks......................................................................... 40 2.12 General Purpose I/O .........................................................................................
Recommended publications
  • Focus on Your Core Competency the COM Express Standard
    Computer-On-Modules Focus on your Core Competency The COM Express Standard – A Computer-On-Module (COM) provides a convenient solution for Adaptable to Your Specific Needs OEMs that need computing functionality but are not interested in COM Express was developed and is maintained by PICMG investing the time and resources into designing a single board (PCI Industrial Computer Manufacturers Group). COM computer. There are several COM standards, one of the more Express was released in the summer of 2005 and is the popular being COM Express (also referred to as COM.0). COM most widely used COM standard. The standard defines the Express modules contain the CPU, memory, common peripherals physical size, interconnect, and thermal interface for a COM. (USB, SATA) and an I/O interface (PCI and PCI Express). OEMs that The original COM Express specification was written to use COM Express modules design a carrier board that contains any support peripherals that were available at the time of release required I/O interfaces not found on the COM Express module as – including USB 2.0, SATA, PATA, Ethernet, VGA, LVDS, well as connectors for external I/O. A COM based solution allows SDVO, PCI, and PCI Express Gen 1. Several pinout types an OEM to focus on their core competency and not the design and were defined by PICMG with each one having a specific maintenance of a single board computer. combination of peripherals, expansion interfaces and connector layout. The most widely used COM Express A COM Express based solution with a custom carrier board offers module is a type 2, followed by type 1.
    [Show full text]
  • Intel® 915GME Express Chipset Development Platform For
    Product Brief Intel® 915GME Express Chipset Intel® 915GME Express Chipset Consumer Electronics Development Platform for Connected Consumer Electronics Devices The Intel 915GME Express chipset is a key building block for connected consumer electronics (CE) platforms, including modular digital TV sub- systems, IP digital set top boxes, “set back” boxes for Internet-based services and connected digital media recorders (DMRs) designed to support a variety of emerging connected usage models. Connected applications, services and media are The chipset includes a 400 MHz system bus to coming to consumer electronics devices. The support the Intel® Celeron® M 900MHz and 1.5MHz Intel® 915GME Express Chipset Development processors, an internal 2D/3D graphics controller Platform provides the components you need to and a memory controller that supports up to 2GB add Intel® architecture processing performance of DDR2 SDRAM. The controller supports dual- and IP networking capability to CE devices. channel, single-channel and asymmetric modes. Intel® CE 951GME Express Chipset Platform Features Benefits Intel® Celeron® M 900MHz processor and • High performance to support next-generation Intel® Celeron® M 1.5GHz processor with connected applications and services 400MHz processor bus SVDO port • Supports third-party SDVO compliant devices including DVI, TV-Encoder, LVDS, and HDMI 1.2 Internal graphics controller • 2D/3D graphics support for advanced user interfaces Direct Media Interface (DMI) • High-bandwidth chip-to-chip interconnect for optimum system-level performance Multiple I/O subsystem interfaces • Flexible platform configurations Support for up to 2GB of 400MHz DDR2 memory • Memory bandwidth for optimum system-level performance Product Brief Intel® 915GME Express Chipset Block Diagram Intel® Celeron® M n IMVP 4 CK410 (SC451, SC2608), Clock Gen (900/1.5GHz 1.8V, 3.3Vstby, (IC954103) 353/370) XDP Co 5Vaud, 2.5V Dual-Channel ATX FS8 Pwr Con 512 MB-1GB 400MHz 400MT/s DDR2 x 16 0 SDVO_C 512 MB/1DDR2GB x 16 HDMI Xmtr HDMI 1.
    [Show full text]
  • Toucan-QM57 COM Express Computer-On-Module Technical
    Toucan-QM57 COM Express Computer-On-Module Technical Manual TME-TOUCANQM-R0V3.docx Revision 0.3 / June 11 © LIPPERT Embedded Computers GmbH Hans-Thoma-Str. 11 D-68163 Mannheim http://www.lippertembedded.com/ Technical Manual Toucan-QM57 LiPPERT Document: TME-TOUCANQM-R0V3.docx Revision 0.3 Copyright ©2011 LiPPERT Embedded Computers GmbH, All rights reserved Trademarks MS-DOS, Windows, Windows 95, Windows 98, Windows NT and Windows XP are trademarks of Microsoft Corporation. PS/2 is a trademark of International Business Machines, Inc. Intel and Solid State Drive are trademarks of Intel Corporation. Geode is a trademark of Advanced Micro Devices. PC/104 is a registered trademark of PC/104 Consortium. All other trademarks appearing in this document are the property of their respective owners. Disclaimer Contents and specifications within this technical manual are subject of change without notice. LiPPERT Embedded Computers GmbH provides no warranty with regard to this technical manual or any other information contained herein and hereby expressly disclaims any implied warranties of merchantability or fitness for any particular purpose with regard to any of the foregoing. LiPPERT Embedded Computers GmbH assumes no liability for any damages incurred directly or indirectly from any technical or typographical errors or omissions contained herein or for discrepancies between the product and the technical manual. In no event shall LiPPERT Embedded Computers GmbH be liable for any incidental, consequential, special, or exemplary damages, whether based on tort, contract or otherwise, arising out of or in connection with this user’s guide or any other information contained herein or the use thereof.
    [Show full text]
  • User's Guide Conga-MCB
    COM Express™ conga-MCB Short description of the congatec COM Express™ mini carrier board Short Description Revision 1.0 Revision History Revision Date (dd.mm.yy) Author Changes 1.0 21.04.11 GDA Official release Preface This short description provides information about the components, features and connectors available on the conga-MCB COM Express™ mini carrier board. Disclaimer The information contained within this short description, including but not limited to any product specification, is subject to change without notice. congatec AG provides no warranty with regard to this short description or any other information contained herein and hereby expressly disclaims any implied warranties of merchantability or fitness for any particular purpose with regard to any of the foregoing. congatec AG assumes no liability for any damages incurred directly or indirectly from any technical or typographical errors or omissions contained herein or for discrepancies between the product and the short description. In no event shall congatec AG be liable for any incidental, consequential, special, or exemplary damages, whether based on tort, contract or otherwise, arising out of or in connection with this short description or any other information contained herein or the use thereof. Intended Audience This short description is intended for technically qualified personnel. It is not intended for general audiences. Lead-Free Designs (RoHS) All congatec AG products are created from lead-free components and are completely RoHS compliant. Copyright © 2011 congatec AG CMCBm10 2/31 Symbols The following symbols are used in this short description: Warning Warnings indicate conditions that, if not observed, can cause personal injury.
    [Show full text]
  • SOM-5898 Come TYPE6
    SOM-5898 COMe TYPE6 R120 2018’09’25 0 Contents 1. Introduction ................................................................................................ 7 1.1. About This Document ............................................................................. 7 1.2. Signal Table Terminology ....................................................................... 7 1.3. Terminology ............................................................................................ 8 1.4. Reference Documents ............................................................................ 12 1.5. Revision History ...................................................................................... 12 1.6. SOM-5898 Block Diagram ...................................................................... 13 2. COM Express Type 6 Interfaces ............................................................... 14 2.1. COM Express Type 6 Connector Layout ................................................ 14 2.2. COM Express Type 6 Connector Pin-out ............................................... 15 2.3. PCI Express ............................................................................................ 23 2.3.1. COM Express A-B Connector and C-D Connector PCIe Groups ...................... 23 2.3.2. General Purpose PCIe Signal Definitions .......................................................... 23 2.3.3. PCI Express Lane Configurations – Per COM Express Spec ........................... 28 2.3.4. PCI Express* General Routing Guidelines .......................................................
    [Show full text]
  • HP Z2 Tower G4 Workstation
    QuickSpecs HP Z2 Tower G4 Workstation Overview HP Z2 Tower G4 Workstation 1. Power Button 6. Optional SD Card Reader 2. Headphone/Microphone 7. External 5.25’’ bay 3. 1 USB 3.0 port 4. 1 USB 3.0 Battery Charging Port 5. (Optional) 1 USB 3.1 Gen2 Type-C™ Battery Charging Port c05987463 —DA 16215 – Worldwide — Version 23 — January 5, 2021 Page 1 QuickSpecs HP Z2 Tower G4 Workstation Overview 1. 1 Audio Line In, 1 Audio Line Out, 2. 2 DisplayPortTM (DP 1.2) output from Intel® UHD graphics (available on selected processors only) 3. Optional Serial Port 4. 1 flex IO module for 2nd LAN/VGA/HDMI/DP/ USB-C 3.1 Gen2 Charging Port with Alt mode /Thunderbolt™ 3.0 (Thunderbolt™ requires x4 PCIe Add in card) 5. RJ-45 to integrated GBe 6. 2 USB 2.0 7. 4 USB 3.0 8. Optional WLAN/BT Antenna c05987463 —DA 16215 – Worldwide — Version 23 — January 5, 2021 Page 2 QuickSpecs HP Z2 Tower G4 Workstation Overview Form Factor Minitower Operating Systems Preinstalled: • Windows 10 Home* • Windows 10 Pro* • Windows 10 Pro (National Academic License)* • Windows 10 Pro for Workstations – HP recommends Windows 10 Pro * • HP Linux®-ready Supported: • Red Hat® Enterprise Linux® Workstation (1 year paper license available; Preinstall not available) * Not all features are available in all editions or versions of Windows. Systems may require upgraded and/or separately purchased hardware, drivers, software or BIOS update to take full advantage of Windows functionality. Windows 10 is automatically updated, which is always enabled. ISP fees may apply and additional requirements may apply over time for updates.
    [Show full text]
  • Adding Support for Vector Instructions to 8051 Architecture
    International Research Journal of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 05 Issue: 10 | Oct 2018 www.irjet.net p-ISSN: 2395-0072 Adding Support for Vector Instructions to 8051 Architecture Pulkit Gairola1, Akhil Alluri2, Rohan Verma3, Dr. Rajeev Kumar Singh4 1,2,3Student, Dept. of Computer Science, Shiv Nadar University, Uttar, Pradesh, India, 4Assistant Dean & Professor, Dept. of Computer Science, Shiv Nadar University, Uttar, Pradesh, India, ----------------------------------------------------------------------***--------------------------------------------------------------------- Abstract - Majority of the IoT (Internet of Things) devices are Some of the features that have made the 8051 popular are: meant to just collect data and sent it to the cloud for processing. They can be provided with such vectorization • 4 KB on chip program memory. capabilities to carry out very specific computation work and • 128 bytes on chip data memory (RAM) thus reducing latency of output. This project is used to demonstrate how to add specialized 1.2 Components of 8051[2] vectorization capabilities to architectures found in micro- controllers. • 4 register banks. • 128 user defined software flags. The datapath of the 8051 is simple enough to be pliable • 8-bit data bus for adding an experimental Vectorization module. We are • 16-bit address bus trying to make changes to an existing scalar processor so • 16 bit timers (usually 2, but may have more, or less). that it use a single instruction to operate on one- dimensional • 3 internal and 2 external interrupts. arrays of data called vectors. The significant reduction in the • Bit as well as byte addressable RAM area of 16 bytes. Instruction fetch overhead for vectorizable operations is useful • Four 8-bit ports, (short models have two 8-bit ports).
    [Show full text]
  • Intel® NUC Kit Nuc6i7kyk Technical Product Specification
    Intel® NUC Kit NUC6i7KYK Technical Product Specification May 2017 Order Number: H96677-010 Intel NUC Kit NUC6i7KYK may contain design defects or errors known as errata that may cause the product to deviate from published specifications. Current characterized errata, if any, are documented in Intel NUC Kit NUC6i7KYK Specification Update. Revision History Revision Revision History Date 001 First release of the Intel NUC Kit NUC6i7KYK Technical Product Specification April 2016 002 Specification Update May 2016 003 Specification Change May 2016 004 Specification Clarification May 2016 005 Specification Update July 2016 006 Specification Update August 2016 007 Specification Update September 2016 008 Specification Update December 2016 009 Specification Change January 2017 010 Specification Change May 2017 Disclaimer This product specification applies to only the standard Intel NUC Kit with BIOS identifier KYSKLi70.86A. INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL’S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR. All Intel NUC Kits are evaluated as Information Technology Equipment (I.T.E.) for use in personal computers (PC) for installation in homes, offices, schools, computer rooms, and similar locations.
    [Show full text]
  • Datasheet, Volume 2
    Intel® Core™ i7-900 Desktop Processor Extreme Edition Series and Intel® Core™ i7-900 Desktop Processor Series on 32-nm Process Datasheet, Volume 2 July 2010 Reference Number: 323253-002 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked “reserved” or “undefined.” Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The Intel® Core™ i7-900 desktop processor Extreme Edition series and Intel® Core™ i7-900 desktop processor series on 32-nm process may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families. See http://www.intel.com/products/processor_number for details.
    [Show full text]
  • Fit-PC4 Hardware Specification
    fit-PC4 Hardware Specification CompuLab Ltd. Revision 1.2 July 2014 Legal Notice © 2013 CompuLab Ltd. All Rights Reserved. No part of this document may be photocopied, reproduced, stored in a retrieval system, or transmitted, in any form or by any means whether, electronic, mechanical, or otherwise without the prior written permission of CompuLab Ltd. No warranty of accuracy is given concerning the contents of the information contained in this publication. To the extent permitted by law no liability (including liability to any person by reason of negligence) will be accepted by CompuLab Ltd., its subsidiaries or employees for any direct or indirect loss or damage caused by omissions from or inaccuracies in this document. CompuLab Ltd. reserves the right to change details in this publication without notice. Product and company names herein may be the trademarks of their respective owners. CompuLab Ltd. 17 HaYetsira St., Yokneam Elite 20692, P.O.B 687 ISRAEL Tel: +972-4-8290100 http://www.compulab.co.il http://fit-pc.com/web/ Fax: +972-4-8325251 CompuLab Ltd. fit-PC4 – Hardware Specification Page 2 of 67 Revision History Revision Engineer Revision Changes 1.0 Maxim Birger Initial public release based on fit-PC4 HW Rev1.1 1.1 Maxim Birger Based on fit-PC4 HW Rev1.2: a. Major improvement in power consumption values 1.2 Maxim Birger Installing RAM memory instructions update 1.3 Maxim Birger Added power supply temperature ratings: 10.2 CompuLab Ltd. fit-PC4 – Hardware Specification Page 3 of 67 Table of Contents Legal Notice ................................................................................................................................................... 2 Revision History ............................................................................................................................................ 3 1 Introduction .........................................................................................................................................
    [Show full text]
  • MPC500 Family MPC509 User's Manual
    MPC509UM/AD MPC500 Family MPC509 User’s Manual Paragraph TABLE OF CONTENTS Page Number Number PREFACE Section 1 INTRODUCTION 1.1 Features. 1-1 1.2 Block Diagram . 1-2 1.3 Pin Connections. 1-3 1.4 Memory Map . 1-5 Section 2 SIGNAL DESCRIPTIONS 2.1 Pin List . 2-1 2.2 Pin Characteristics . 2-2 2.3 Power Connections . 2-3 2.4 Pins with Internal Pull-Ups and Pulldowns. 2-3 2.5 Signal Descriptions . 2-4 2.5.1 Bus Arbitration and Reservation Support Signals . 2-6 2.5.1.1 Bus Request (BR). 2-6 2.5.1.2 Bus Grant (BG). 2-7 2.5.1.3 Bus Busy (BB) . 2-8 2.5.1.4 Cancel Reservation (CR) . 2-8 2.5.2 Address Phase Signals . 2-8 2.5.2.1 Address Bus (ADDR[0:29]). 2-9 2.5.2.2 Write/Read (WR) . 2-9 2.5.2.3 Burst Indicator (BURST). 2-9 2.5.2.4 Byte Enables (BE[0:3]) . 2-10 2.5.2.5 Transfer Start (TS) . 2-10 2.5.2.6 Address Acknowledge (AACK). 2-10 2.5.2.7 Burst Inhibit (BI) . 2-11 2.5.2.8 Address Retry (ARETRY). 2-12 2.5.2.9 Address Type (AT[0:1]) . 2-12 2.5.2.10 Cycle Types (CT[0:3]). 2-13 2.5.3 Data Phase Signals . 2-13 2.5.3.1 Data Bus (DATA[0:31]). 2-13 2.5.3.2 Burst Data in Progress (BDIP) .
    [Show full text]
  • Introduction to CUDA Programming
    Προηγμένη Αρχιτεκτονική Υπολογιστών Non-Uniform Cache Architectures Νεκτάριος Κοζύρης & Διονύσης Πνευματικάτος {nkoziris,pnevmati}@cslab.ece.ntua.gr Διαφάνειες από τον Ανδρέα Μόσχοβο, University of Toronto 8ο εξάμηνο ΣΗΜΜΥ ⎯ Ακαδημαϊκό Έτος: 2019-20 http://www.cslab.ece.ntua.gr/courses/advcomparch/ Modern Processors Have Lots of Cores and Large Caches • Sun Niagara T1 From http://jinsatoh.jp/ennui/archives/2006/03/opensparc.html Modern Processors Have Lots of Cores and Large Caches • Intel i7 (Nehalem) From http://www.legitreviews.com/article/824/1/ Modern Processors Have Lots of Cores and Large Caches • AMD Shanghai From http://www.chiparchitect.com Modern Processors Have Lots of Cores and Large Caches • IBM Power 5 From http://www.theinquirer.net/inquirer/news/1018130/ibms-power5-the-multi-chipped-monster-mcm-revealed Why? • Helps with Performance and Energy • Find graph with perfect vs. realistic memory system What Cache Design Used to be About Core L1I L1D 1-3 cycles / Latency Limited L2 10-16 cycles / Capacity Limited Main Memory > 200 cycles • L2: Worst Latency == Best Latency • Key Decision: What to keep in each cache level What Has Changed ISSCC 2003 What Has Changed • Where something is matters • More time for longer distances NUCA: Non-Uniform Cache Architecture Core L1I L1D • Tiled Cache • Variable Latency L2 L2 L2 L2 • Closer tiles = Faster L2 L2 L2 L2 L2 L2 L2 L2 • Key Decisions: – Not only what to cache L2 L2 L2 L2 – Also where to cache NUCA Overview • Initial Research focused on Uniprocessors • Data Migration Policies –
    [Show full text]