DOCSLIB.ORG

Intel IXDP465 Development Platform Quick Start Guide

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Intel IXDP465 Development Platform Quick Start Guide Intel® IXDP465 Development Platform Quick Start Guide August 2005 Order Number: 305825, Revision: 003 August 2005 Legal Notice INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO SALE AND/OR USE OF INTEL PRODUCTS, INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT, OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights. Intel products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications. Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked “reserved” or “undefined.” Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order. Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at http://www.intel.com. BunnyPeople, CablePort, Celeron, Chips, Dialogic, DM3, EtherExpress, ETOX, FlashFile, i386, i486, i960, iCOMP, InstantIP, Intel, Intel Centrino, Intel Centrino logo, Intel logo, Intel386, Intel486, Intel740, IntelDX2, IntelDX4, IntelSX2, Intel Inside, Intel Inside logo, Intel NetBurst, Intel NetMerge, Intel NetStructure, Intel SingleDriver, Intel SpeedStep, Intel StrataFlash, Intel Xeon, Intel XScale, IPLink, Itanium, MCS, MMX, MMX logo, Optimizer logo, OverDrive, Paragon, PDCharm, Pentium, Pentium II Xeon, Pentium III Xeon, Performance at Your Command, RemoteExpress, SmartDie, Solutions960, Sound Mark, StorageExpress, The Computer Inside, The Journey Inside, TokenExpress, VTune, and Xircom are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries. *Other names and brands may be claimed as the property of others. Copyright © 2005, Intel Corporation August 2005 Intel® IXDP465 Development Platform AN 2 Order Number: 305825, Revision: 003 Intel® IXDP465 Development Platform—Contents Contents 1.0 Purpose ..........................................................................................................................................5 2.0 Applicable Documents and Revisions ........................................................................................5 3.0 Known Issues ................................................................................................................................6 4.0 Inspection.......................................................................................................................................6 5.0 Intel® IXDP465 Development Platform Overview........................................................................7 5.1 Emulation with the Intel® IXDP465 Development Platform...................................................9 6.0 Default Switch Settings...............................................................................................................10 7.0 Default Jumper Settings .............................................................................................................13 7.1 Intel® IXDP465 Baseboard Jumpers ..................................................................................13 7.2 Intel® IXP465 Network Processor/DDR Module Jumpers ..................................................16 7.3 Intel® IXPETM465 Ethernet PHY Mezzanine Card Jumpers..............................................18 8.0 LCD Display and LED Indicators................................................................................................19 9.0 Preparing the Platform for Initial Use ........................................................................................22 10.0 Starting the Platform ...................................................................................................................22 11.0 Operating the Platform................................................................................................................23 12.0 Technical Support .......................................................................................................................23 Figures 1 Photo of IXDP465 Development Platform Setup for Quick Start Operation .................................8 2 MAC Address Label......................................................................................................................9 3 Intel® IXDP465 Development Platform Switch Locations...........................................................12 4 Intel® IXDP465 Baseboard Jumper Locations............................................................................15 5 Intel® IXP465 Network Processor/DDR Module Jumper Locations............................................17 6 Intel® IXPETM465 Ethernet PHY Mezzanine Card Jumper Locations.......................................19 7 Intel® IXDP465 Development Platform LED Locations ..............................................................21 8 LCD Display for Wind River* VxWorks* Bootloader ...................................................................23 AN Intel® IXDP465 Development Platform August 2005 Order Number: 305825, Revision: 003 3 Intel® IXDP465 Development Platform—Contents Tables 1 Reference Documents.................................................................................................................. 5 2 Fuse Bit Settings for Network Processor Emulation................................................................... 10 3 Intel® IXDP465 Development Platform Switch Descriptions and Default Settings..................... 11 4 Intel® IXDP465 Baseboard Jumper Descriptions and Default Settings...................................... 13 5 Intel® IXP465 Network Processor/DDR Module Jumper Descriptions and Default Settings...... 16 6 Intel® IXPETM465 Ethernet PHY Mezzanine Card Jumper Descriptions and Default Settings. 18 7 Intel® IXDP465 Development Platform LED Descriptions and Default Settings......................... 20 8 UART Communications Configuration........................................................................................ 22 Revision History Date Revision Description Updates for this release include: • Table 5 and Table 7: updated core voltage references from 1.4 V to 1.5 V for Intel® IXP465 at 667 MHz. August 2005 003 • Added Figure 2 describing MAC Address Labels. • Table 7 and Figure 7: corrected typos for +1.8 V Power LED to make it match the silkscreen. Updates for this release include: • Added paragraph about using zoom feature to read PDF in Section 1.0. (SCR 4282) • Added references to Intel® IXDP465 Development Platform Specification Update. • Added detail to procedure in Section 4.0. May 2005 002 • Added Section 5.1, “Emulation with the Intel® IXDP465 Development Platform” on page 9. • Clarified default settings for J127 and J128 in Table 4. (SCR 4280) • Added info about updating flash memory to Section 11.0. (SCR 4281) • Updated Figures 1-6, replacing line art with board photos. April 2005 001 Initial release of this document. August 2005 Intel® IXDP465 Development Platform AN 4 Order Number: 305825, Revision: 003 Quick Start Guide—Intel® IXDP465 Development Platform 1.0 Purpose This document, the Intel® IXDP465 Development Platform Quick Start Guide, contains instructions for unpacking, inspecting, setting up, and starting the Intel® IXDP465 Development Platform. Before the IXDP465 platform is powered up for the first time, it is very important to first become familiar with the platform. Therefore, Section 5.0 through Section 8.0 provide the required information for powering up the platform for first time use. These sections provide the following information: • Photo of the IXDP465 platform setup for Quick Start operation, showing the location of factory-installed mezzanine modules and location of key interfaces to assist with connection of console, Ethernet, and power cables. • Factory default settings of all switches and jumpers, allowing the user to ensure they were not accidentally changed during transport, or repositioned by a previous platform user. • Location and definitions of the LCD display and all the platform LEDs, so that they can be visually monitored for proper power-up and booting. Instructions for preparing and starting the IXDP465 platform begin in Section 9.0. Note: It is highly recommended that a printout of this entire Quick Start Guide is obtained prior to preparing and powering up the platform for the first time. All tables in this Quick Start Guide include checkboxes so that items in the printout can be checked off to insure that all platform switches, jumpers, and LEDs operate in their default state,
Load more

Recommended publications
  • Intel Advisor for Dgpu Intel® Advisor Workflows
    Profile DPC++ and GPU workload performance Intel® VTune™ Profiler, Advisor Vladimir Tsymbal, Technical Consulting Engineer, Intel, IAGS Agenda • Introduction to GPU programming model • Overview of GPU Analysis in Intel® VTune Profiler • Offload Performance Tuning • GPU Compute/Media Hotspots • A DPC++ Code Sample Analysis Demo • Using Intel® Advisor to increase performance • Offload Advisor discrete GPUs • GPU Roofline for discrete GPUs Copyright © 2020, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others. 2 Intel GPUs and Programming Model Gen9 Application Workloads • Most common Optimized Middleware & Frameworks in mobile, desktop and Intel oneAPI Product workstations Intel® Media SDK Direct Direct API-Based Gen11 Programming Programming Programming • Data Parallel Mobile OpenCL platforms with C API C++ Libraries Ice Lake CPU Gen12 Low-Level Hardware Interface • Intel Xe-LP GPU • Tiger Lake CPU Copyright © 2020, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others. 3 GPU Application Analysis GPU Compute/Media Hotspots • Visibility into both host and GPU sides • HW-events based performance tuning methodology • Provides overtime and aggregated views GPU In-kernel Profiling • GPU source/instruction level profiling • SW instrumentation • Two modes: Basic Block latency and memory access latency Identify GPU occupancy and which kernel to profile. Tune a kernel on a fine grain level Copyright © 2020, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others. 4 GPU Analysis: Aggregated and Overtime Views Copyright © 2020, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.
    [Show full text]
  • Using the Intel® LXT973 Ethernet Transceiver Application Note
    Intel® IXP42X Product Line and IXC1100 Control Plane Processor: Using the Intel® LXT973 Ethernet Transceiver Application Note July 2004 Document Number: 253429-002 Intel® IXP42X Product Line and IXC1100 Control Plane Processor: Using the Intel® LXT973 Ethernet Transceiver INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO SALE AND/OR USE OF INTEL PRODUCTS, INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT, OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights. Intel products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications. Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.
    [Show full text]
  • Getting Started with Oneapi
    ONEAPI SINGLE PROGRAMMING MODEL TO DELIVER CROSS-ARCHITECTURE PERFORMANCE Getting started with oneAPI March 2020 How oneAPIaddresses our Heterogeneous World? DIVERSE WORKLOADS DEMAND DIVERSEARCHITECTURES The future is a diverse mix of scalar, vector, matrix, andspatial architectures deployed in CPU, GPU, AI, FPGA, and other accelerators. Optimization Notice Copyright © 2020, Intel Corporation. All rights reserved. Getting started withoneAPI 4 *Other names and brands may be claimed as the property of others. CHALLENGE: PROGRAMMING IN A HETEROGENEOUSWORLD ▷ Diverse set of data-centric hardware ▷ No common programming language or APIs ▷ Inconsistent tool support across platforms ▷ Proprietary solutions on individual platforms S V M S ▷ Each platform requires unique software investment Optimization Notice Copyright © 2020, Intel Corporation. All rights reserved. Getting started withoneAPI 5 *Other names and brands may be claimed as the property of others. INTEL'S ONEAPI CORECONCEPT ▷ Project oneAPI delivers a unified programming model to simplify development across diverse architectures ▷ Common developer experience across SVMS ▷ Uncompromised native high-level language performance ▷ Support for CPU, GPU, AI, and FPGA ▷ Unified language and libraries for ▷ Based on industry standards and expressing parallelism open specifications https://www.oneapi.com/spec/ Optimization Notice Copyright © 2020, Intel Corporation. All rights reserved. Getting started withoneAPI 6 *Other names and brands may be claimed as the property of others. ONEAPI FOR CROSS-ARCHITECTUREPERFORMANCE Optimization Notice Copyright © 2020, Intel Corporation. All rights reserved. Getting started withoneAPI 7 *Other names and brands may be claimed as the property of others. WHAT IS DATA PARALLELC++? WHAT ISDPC++? The language is: C++ + SYCL https://www.khronos.org/sycl/ + Additional Features such as..
    [Show full text]
  • Michael Steyer Technical Consulting Engineer Intel Architecture, Graphics & Software Analysis Tools
    Michael Steyer Technical Consulting Engineer Intel Architecture, Graphics & Software Analysis Tools Optimization Notice Copyright © 2020, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others. Aspects of HPC/Throughput Application Performance What are the Aspects of Performance Intel Hardware Features Multi-core Intel® Omni Intel® Optane™ Intel® Advanced Intel® Path HBM DC persistent Vector Xeon® Extensions 512 Architecture memory (Intel® AVX-512) processor Distributed memory Memory I/O Threading CPU Core Message size False Sharing File I/O Threaded/serial ratio uArch issues (IPC) Rank placement Access with strides I/O latency Thread Imbalance Vectorization Rank Imbalance Latency I/O waits RTL overhead FPU usage efficiency RTL Overhead Bandwidth System-wide I/O (scheduling, forking) Network Bandwidth NUMA Synchronization Cluster Node Core Optimization Notice Copyright © 2020, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others. IntelWhat Parallel are the Studio Aspects Tools covering of Performance the Aspects Intel Hardware Features Multi-core Intel® Intel® Omni Intel® Optane™ Advanced Intel®Path DC persistent Intel® Vector HBM Extensions Architectur Intel® VTune™memory AmplifierXeon® processor 512 (Intel® Tracee Intel®AVX-512) DistributedAnalyzer memory Memory I/O Threading AdvisorCPU Core Messageand size False Sharing File I/O Threaded/serial ratio uArch issues (IPC) Rank placement Access with strides I/O latency Thread Imbalance Vectorization RankCollector Imbalance Latency I/O waits RTL overhead FPU usage efficiency RTL Overhead Bandwidth System-wide I/O (scheduling, forking) Network Bandwidth NUMA Synchronization Cluster Node Core Optimization Notice Copyright © 2020, Intel Corporation. All rights reserved.
    [Show full text]
  • Intel® Software Products Highlights and Best Practices
    Intel® Software Products Highlights and Best Practices Edmund Preiss Business Development Manager Entdecken Sie weitere interessante Artikel und News zum Thema auf all-electronics.de! Hier klicken & informieren! Agenda • Key enhancements and highlights since ISTEP’11 • Industry segments using Intel® Software Development Products • Customer Demo and Best Practices Copyright© 2012, Intel Corporation. All rights reserved. 2 *Other brands and names are the property of their respective owners. Key enhancements & highlights since ISTEP’11 3 All in One -- Intel® Cluster Studio XE 2012 Analysis & Correctness Tools Shared & Distributed Memory Application Development Intel Cluster Studio XE supports: -Shared Memory Processing MPI Libraries & Tools -Distributed Memory Processing Compilers & Libraries Programming Models -Hybrid Processing Copyright© 2012, Intel Corporation. All rights reserved. *Other brands and names are the property of their respective owners. Intel® VTune™ Amplifier XE New VTune Amplifier XE features very well received by Software Developers Key reasons : • More intuitive – Improved GUI points to application inefficiencies • Preconfigured & customizable analysis profiles • Timeline View highlights concurrency issues • New Event/PC counter ratio analysis concept easy to grasp Copyright© 2012, Intel Corporation. All rights reserved. *Other brands and names are the property of their respective owners. Intel® VTune™ Amplifier XE The Old Way versus The New Way The Old Way: To see if there is an issue with branch misprediction, multiply event value (86,400,000) by 14 cycles, then divide by CPU_CLK_UNHALTED.THREAD (5,214,000,000). Then compare the resulting value to a threshold. If it is too high, investigate. The New Way: Look at the Branch Mispredict metric, and see if any cells are pink.
    [Show full text]
  • Intel® Technology Journal
    9/4/09 8:28:45 AM Intel® Technology Journal Technology Intel® SEPTEMBER 2009 in the Home Enabling Healthcare INTEL® TECHNOLOGY JOURNAL | ENABLING HEALTHCARE IN THE HOME VOL 13 | ISSUE 03 | SEPTEMBER 2009 35858 21143 77 ISBN 978-1-934053-23-2 9 781934 053232 $49.95 US Copyright © 2009 Intel Corporation. All rights reserved. Intel, and the Intel logo, are trademarks of Intel Corporation in the U.S. and other countries. Copyright © 2009 Intel Corporation. More information, including current and past issues of Intel Technology Journal, can be found at: at: Journal, can be found Technology Intel issues of and past including current information, More http://developer.intel.com/technology/itj/index.htm ITJ9-3_Cover_BFC_39spn_090409.indd 1 About the Cover Enabling Healthcare in the Home is the theme of the Intel Technology Journal, Volume 13, Issue 3. The physician in the foreground (1) is remotely performing a house call. The doctor is able to see the patient (2) and to obtain diagnostic information, such as blood pressure and pulse vitals. The patient is able to remain at home, which is helpful and efficient for those with ambulatory or transportation issues. Next door (3) is an elderly person who can safely live independently because the home is out- fitted with sensors (the yellow spots) that monitor motion. Family caregivers located elsewhere can be aware that this individual is performing routine tasks. Upstairs is (4) someone sleeping. Sensors measure nighttime activity, which can be an indicator of health risk. Also upstairs (5) is a child or an elderly person for whom reading is difficult.
    [Show full text]
  • Tips and Tricks: Designing Low Power Native and Webapps
    Tips and Tricks: Designing low power Native and WebApps Harita Chilukuri and Abhishek Dhanotia Acknowledgements • William Baughman for his help with the browser analysis • Ross Burton & Thomas Wood for information on Tizen Architecture • Tom Baker, Luis “Fernando” Recalde, Raji Shunmuganathan and Yamini Nimmagadda for reviews and comments 2 tizen.org Power – Onus lies on Software too! Use system resources to provide best User WEBAPPS Experience with minimum power NATIVE APPS RUNTIME Interfaces with HW components, DRIVERS / MIDDLEWARE Independent device power management Frequency Governors, CPU Power OS Management ACPI/RTPM Provides features for low power HARDWARE Clock Gating, Power Gating, Sleep States 3 tizen.org Power – Onus lies on Software too! • A single bad application can lead to exceeding power budget • Hardware and OS provide many features for low power – Apps need to use them smartly to improve power efficiency • Good understanding of underlying system can help in designing better apps Images are properties of their respective owners 4 tizen.org Agenda Tips for Power Tools General Low Power Q&A & Metrics guidelines Applications 5 tizen.org Estimating Power - Metrics • CPU utilization • Memory bandwidth • CPU C and P state residencies • Device D states - For non-CPU components • S states – system sleep states • Wakeups, interrupts Soft metrics can help tune the application for optimal power 6 tizen.org Estimating Power - Tools • CPU utilization – Vmstat, Top – VTune, Perf for CPU cycles • Memory bandwidth – Vtune • CPU C and P states, Device D states – VTune, Powertop • Wakeups, Interrupts, Timers – Powertop, /proc stats • Tracing tool in Chrome browser ** VTune is an Intel product and can be purchased, others are publicly available Linux tools * Other names and brands may be claimed as the property of others.
    [Show full text]
  • Embedded Multi-Core Processing for Networking
    12 Embedded Multi-Core Processing for Networking Theofanis Orphanoudakis University of Peloponnese Tripoli, Greece [email protected] Stylianos Perissakis Intracom Telecom Athens, Greece [email protected] CONTENTS 12.1 Introduction ............................ 400 12.2 Overview of Proposed NPU Architectures ............ 403 12.2.1 Multi-Core Embedded Systems for Multi-Service Broadband Access and Multimedia Home Networks . 403 12.2.2 SoC Integration of Network Components and Examples of Commercial Access NPUs .............. 405 12.2.3 NPU Architectures for Core Network Nodes and High-Speed Networking and Switching ......... 407 12.3 Programmable Packet Processing Engines ............ 412 12.3.1 Parallelism ........................ 413 12.3.2 Multi-Threading Support ................ 418 12.3.3 Specialized Instruction Set Architectures ....... 421 12.4 Address Lookup and Packet Classification Engines ....... 422 12.4.1 Classification Techniques ................ 424 12.4.1.1 Trie-based Algorithms ............ 425 12.4.1.2 Hierarchical Intelligent Cuttings (HiCuts) . 425 12.4.2 Case Studies ....................... 426 12.5 Packet Buffering and Queue Management Engines ....... 431 399 400 Multi-Core Embedded Systems 12.5.1 Performance Issues ................... 433 12.5.1.1 External DRAMMemory Bottlenecks ... 433 12.5.1.2 Evaluation of Queue Management Functions: INTEL IXP1200 Case ................. 434 12.5.2 Design of Specialized Core for Implementation of Queue Management in Hardware ................ 435 12.5.2.1 Optimization Techniques .......... 439 12.5.2.2 Performance Evaluation of Hardware Queue Management Engine ............. 440 12.6 Scheduling Engines ......................... 442 12.6.1 Data Structures in Scheduling Architectures ..... 443 12.6.2 Task Scheduling ..................... 444 12.6.2.1 Load Balancing ................ 445 12.6.3 Traffic Scheduling ...................
    [Show full text]
  • Content Marketing Members-Only Conference
    Content Marketing Members-Only Conference Wednesday, March 12, 2014 | Charles Schwab & Co. Inc. | San Francisco, CA at We’ll be live tweeting throughout the conference (@ANAMarketers), as well as posting photos and other information at facebook.com/ANA. www.ana.net Table of Contents ANA Content Marketing Members-Only Conference at Charles Schwab & Co. Agenda ............................................................................ pg 2 Speaker Bios .................................................................... pg 4 Attendees ........................................................................ pg 7 ANA Member Benefits .....................................................pg 15 www.ana.net 1 Agenda ANA Content Marketing Members-Only Conference at Charles Schwab & Co. WEDNESDAY, MARCH 12, 2014 to expand the opportunity to engage balance different content strategies for consumers and to build brand affinity different types of brands, or measure Breakfast (8:15 a.m.) in a new way that complements tradi- real results? The next five years will see tional advertising. a strategic inflection for marketing and advertising, and content will be at the Helen Loh General Session (9:00 a.m.) core. This session will talk through the Vice President, Content and Digital Marketing business case, the process, the tactics Charles Schwab & Co. Inc. BENJAMIN MOORE USES CONTENT TO and real-life examples of how real CONNECT WITH DIFFERENT AUDIENCE Tami Dorsey brands are using content to drive real SEGMENTS Editorial Director marketing results. Charles Schwab & Co. Inc. Staying true to their namesake’s 130+ Robert Rose Chief Strategist year-old vision, Benjamin Moore & Co. INTEL DEVELOPS A BRANDED Content Marketing Institute is committed to producing the highest CONTENT FORMULA TO ENSURE quality paints and finishes in the indus- try. But marketing to their disparate REPEATED SUCCESS Lunch (12:50 p.m.) target markets (contractors to home- When Intel & Toshiba launched “The owners, as well as designers and archi- Inside Experience” in 2011 it was General Session Cont.
    [Show full text]
  • Crosstalk and Signal Integrity in Ring Resonator Based Optical Add/Drop Multiplexers for Wavelength-Division-Multiplexing Networks
    Crosstalk and Signal Integrity in Ring Resonator Based Optical Add/Drop Multiplexers for Wavelength-Division-Multiplexing Networks by Riyadh Dakhil Mansoor, B.Eng, M.Sc, MIET. School of Engineering and Sustainable Development De Montfort University A thesis submitted in partial fulfilment of the requirements for the degree of Doctor of Philosophy July 2015 To my family. i ABSTRACT With 400 Gbps Ethernet being developed at the time of writing this thesis, all-optical networks are a solution to the increased bandwidth requirements of data communication allowing architectures to become increasingly integrated. High density integration of optical components leads to potential ‘Optical/Photonic’ electromagnetic compatibility (EMC) and signal integrity (SI) issues due to the close proximity of optical components and waveguides. Optical EMC issues are due to backscatter, crosstalk, stray light, and substrate modes. This thesis has focused on the crosstalk in Optical Add/Drop Multiplexers (OADMs) as an EMC problem. The main research question is: “How can signal integrity be improved and crosstalk effects mitigated in small-sized OADMs in order to enhance the optical EMC in all-optical networks and contribute to the increase in integration scalability?” To answer this question, increasing the crosstalk suppression bandwidth rather than maximizing the crosstalk suppression ratio is proposed in ring resonator based OADMs. Ring resonators have a small ‘real estate’ requirement and are, therefore, potentially useful for large scale integrated optical systems. A number of approaches such as over-coupled rings, vertically-coupled rings and rings with random and periodic roughness are adopted to effectively reduce the crosstalk between 10 Gbps modulated channels in OADMs.
    [Show full text]
  • Tech Heaven: Intel Technology Innovation on Display
    Intel Corporation 2200 Mission College Blvd. P.O. Box 58119 Santa Clara, CA 95052-8119 Showcase Overview Tech Heaven: Intel Technology Innovation On Display This interactive showcase highlights technology innovations that are in some stage of active research or development and have the potential to change how we live, work and play in the following areas: home, hands-free technology, fashion/shopping, communication/social media, health and transportation. We see a world where personal computing is expanding beyond the PC to nearly every kind of electronic device. We see “smart” computers themselves vanishing into the background – a network of billions of connected people and trillions of “smart” connected electronic products, many connecting without human intervention. Intel is investing some of its annual USD$6 billion in research in order to make this vision a reality. Moore’s Law is enabling Intel to pack more and more technology and innovation into ever shrinking chips. As we are multiplying the number of “brains” or cores inside the chip and computer, our computing experiences continues to get faster, stronger, smarter, more personalized and with unprecedented vividness. And with the unfettered Internet connectivity in the home, car and everywhere in between, this new computing experience follows us wherever we go. Intel has been at the forefront of the computer industry’s rapid pace of change. Things that were unimaginable just a decade or two ago are now considered common place. The pace of technological innovation is accelerating, and the number of inventions in the next 40 years will equal or surpass all of the inventive activity that has taken place in history.
    [Show full text]
  • Intel740™ Graphics Accelerator
    Intel740™ Graphics Accelerator Design Guide August 1998 Order Number: 290619-003 Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice. Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order. The Intel740™ graphics accelerator may contain design defects or errors known as errata which may cause the products to deviate from published specifications. Such errata are not covered by Intel’s warranty. Current characterized errata are available upon request. I2C is a two-wire communications bus/protocol developed by Philips. SMBus is a subset of the I2C bus/protocol and was developed by Intel. Implementations of the I2C bus/protocol or the SMBus bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation. Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by: calling 1-800-548-4725 or by visiting Intel's website at http://www.intel.com.
    [Show full text]