The Unadbridged Pentium 4: IA32 Processor Genealogy

Total Page:16

File Type:pdf, Size:1020Kb

The Unadbridged Pentium 4: IA32 Processor Genealogy world-class technical training Are your company’s technical training needs being addressed in the most effective manner? MindShare has over 25 years experience in conducting technical training on cutting-edge technologies. We understand the challenges companies have when searching for quality, effective training which reduces the students’ time away from work and provides cost-effective alternatives. MindShare offers many fl exible solutions to meet those needs. Our courses are taught by highly-skilled, enthusiastic, knowledgeable and experienced instructors. We bring life to knowledge through a wide variety of learning methods and delivery options. training that fi ts your needs MindShare recognizes and addresses your company’s technical training issues with: • Scalable cost training • Customizable training options • Reducing time away from work • Just-in-time training • Overview and advanced topic courses • Training delivered effectively globally • Training in a classroom, at your cubicle or home offi ce • Concurrently delivered multiple-site training MindShare training courses expand your technical skillset 2 PCI Express 2.0 ® 2 Serial Attached SCSI (SAS) 2 Intel Core 2 Processor Architecture 2 DDR2/DDR3 DRAM Technology 2 AMD Opteron Processor Architecture 2 PC BIOS Firmware 2 Intel 64 and IA-32 Software Architecture 2 High-Speed Design 2 Intel PC and Chipset Architecture 2 Windows Internals and Drivers 2 PC Virtualization 2 Linux Fundamentals 2 USB 2.0 ... and many more. 2 Wireless USB All courses can be customized to meet your 2 Serial ATA (SATA) group’s needs. Detailed course outlines can be found at www.mindshare.com bringing life to knowledge. real-world tech training put into practice worldwide *PCI Express ® is a registered trademark of the PCISIG MindShare Learning Options MindShare MindShare MindShare MindShare Classroom Virtual Classroom eLearning Press Intro eLearning In-House Training Virtual In-House Training Books Modules Comprehensive Public Training Virtual Public Training eLearning Modules eBooks Classroom Training Virtual Classroom Training eLearning Module Training MindShare Press Invite MindShare to train The majority of our courses MindShare is also an eLearning Purchase our books and you in-house, or sign-up to live over the web in an inter- company. Our growing list of eBooks or publish your attend one of our many public active environment with WebEx interactive eLearning modules own content through us. classes held throughout the and a phone bridge. We deliver include: MindShare has authored year and around the world. training cost-effectively across • Intro to Virtualization over 25 books and the list No more boring classes, the multiple sites and time zones. Technology is growing. Let us help ‘MindShare Experience‘ is Imagine being trained in your • Intro to IO Virtualization make your book project sure to keep you engaged. cubicle or home offi ce and • Intro to PCI Express 2.0 a successful one. avoiding the hassle of travel. Updates Contact us to attend one of • PCI Express 2.0 our public virtual classes. • USB 2.0 • AMD Opteron Processor Architecture • Virtualization Technology ...and more Engage MindShare Have knowledge that you want to bring to life? MindShare will work with you to “Bring Your Knowledge to Life.” Engage us to transform your knowledge and design courses that can be delivered in classroom or virtual class- room settings, create online eLearning modules, or publish a book that you author. We are proud to be the preferred training provider at an extensive list of clients that include: ADAPTEC • AMD • AGILENT TECHNOLOGIES • APPLE • BROADCOM • CADENCE • CRAY • CISCO • DELL • FREESCALE GENERAL DYNAMICS • HP • IBM • KODAK • LSI LOGIC • MOTOROLA • MICROSOFT • NASA • NATIONAL SEMICONDUCTOR NETAPP • NOKIA • NVIDIA • PLX TECHNOLOGY • QLOGIC • SIEMENS • SUN MICROSYSTEMS SYNOPSYS • TI • UNISYS 4285 SLASH PINE DRIVE COLORADO SPRINGS, CO 80908 USA M 1.602.617.1123 O 1.800.633.1440 [email protected] www.mindshare.com The Unabridged Pentium® 4 IA32 Processor Genealogy First Edition MINDSHARE, INC. TOM SHANLEY TECHNICAL EDIT BY BOB COLWELL ADDISON-WESLEY DEVELOPER’S PRESS Reading, Massachusetts • Harlow, England • Menlo Park, California New York • Don Mills, Ontario • Sydney Bonn • Tokyo • Amsterdam • Mexico City • Seoul San Juan • Madrid • Singapore • Paris • Taipei • Milan Many of the designations used by manufacturers and sellers to distinguish their prod- ucts are claimed as trademarks. Where those designators appear in this book, and Add- ison-Wesley was aware of the trademark claim, the designations have been printed in initial capital letters or all capital letters. The authors and publishers have taken care in preparation of this book but make no expressed or implied warranty of any kind and assume no responsibility for errors or omissions. No liability is assumed for incidental or consequential damages in connec- tion with or arising out of the use of the information or programs contained herein. Library of Congress Cataloging-in-Publication Data ISBN: 0-321-24656-X Copyright ©2004 by MindShare, Inc. All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopy- ing, recording, or otherwise, without the prior written permission of the publisher. Printed in the United States of America. Published simultaneously in Canada. Sponsoring Editor: Project Manager: Cover Design: Set in 10 point Palatino by MindShare, Inc. 1 2 3 4 5 6 7 8 9-MA-999897 First Printing, July 2004 Addison-Wesley books are available for bulk purchases by corporations, institutions, and other organizations. For more information please contact the Corporate, Govern- ment, and Special Sales Department at (800) 238-9682. Find A-W Developers Press on the World Wide Web at: http://www/aw.com/devpress/ At-a-Glance Table of Contents Part 1, Introduction, introduces the processor’s role in the system. It consist of the following chapter: • “Overview of the Processor Role” on page 9. Part 2, Single-/Multi-Task OS Background, introduces the goals of single-task and multi-task OSs and consists of the following chapters: • “Single-Task OS and Application” on page 23. • “Definition of Multitasking” on page 27. • “Multitasking Problems” on page 31. Part 3, The 386, provides a detailed description of the 386 processor, the base- line ancestor of the IA32 processor family. It consists of the following chapters: • “386 Real Mode Operation” on page 39. • “Protected Mode Introduction” on page 103. • “Intro to Segmentation in Protected Mode” on page 109. • “Code Segments” on page 133. • “Data and Stack Segments” on page 157. • “Creating a Task” on page 171. • “Mechanics of a Task Switch” on page 191. • “386 Demand Mode Paging” on page 209. • “The Flat Model” on page 247. • “Interrupts and Exceptions” on page 251. • “Virtual 8086 Mode” on page 329. • “The Debug Registers” on page 375. Part 4, 486, provides an introduction to the 486 processor’s hardware design. The 486 was the first IA32 processor to incorcorate a cache and all subsequent IA32 processors include on-die caches. For this reason, a cache primer is pro- vided. Finally, a detailed description of the 486 software enhancements is pro- vided. This part consists of the following chapters: • “Caching Overview” on page 385. • “486 Hardware Overview” on page 411. • “486 Software Enhancements” on page 431. Part 5, Pentium®, provides an overview of the Pentium® processor’s hardware design and a detailed description of its software enhancements. It consists of the following chapters: • “Pentium® Hardware Overview” on page 463. • “Pentium® Software Enhancements” on page 489. Part 6, Intro to the P6 Core and FSB, provides a brief introduction to the P6 roadmap, the P6 processor core, and the P6 FSB. It consists of the following chapters: • “P6 Road Map” on page 539. • “P6 Hardware Overview” on page 543. Part 7, Pentium® Pro Software Enhancements, provides a detailed description of the software enhancements introduced in the Pentium® Pro processor. It also provides a detailed description of the Microcode Update feature which was introduced on the Pentium® Pro processor. This part consists of the following chapters: • “Pentium® Pro Software Enhancements” on page 553. • “MicroCode Update Feature” on page 631. Part 8, Pentium® II, provides an overview of the Pentium® II’s hardware design, a detailed description of its power management features, software enhancements, and a description of the Pentium® II Xeon processor (the very first Xeon). This part consists of the following chapters: • “Pentium® II Hardware Overview” on page 657. • “Pentium® II Power Management Features” on page 683. • “Pentium® II Software Enhancements” on page 695. • “Pentium® II Xeon Features” on page 719. Part 9, Pentium® III, provides an overview of the Pentium® III’s hardware design, a detailed description of its software enhancements, and a description of the Pentium® III Xeon processor. This part consists of the following chapters: • “Pentium® III Hardware Overview” on page 741. • “Pentium® III Software Enhancements” on page 757. • “Pentium® III Xeon Features” on page 795. Part 10, Pentium® 4, provides a detailed description of the hardware design and software enhancements encompassed in the Pentium® 4 processor family. It consists of the following chapters: • “Pentium® 4 Road Map” on page 813. • “Pentium® 4 System Overview” on page 823. • “Pentium® 4 Processor Overview” on page 835. • “Pentium® 4 PowerOn Configuration” on page 855. • “Pentium® 4 Processor Startup” on page 875. • “Pentium® 4 Core Description” on page 897. • “Hyper-Threading” on page 965. • “The Pentium® 4 Caches” on page 1009. • “Pentium® 4 Handling of Loads and Stores” on page 1061. • “The Pentium® 4 Prescott” on page 1091. • “Pentium® 4 FSB Electrical Characteristics” on page 1115. • “Intro to the Pentium® 4 FSB” on page 1137. • “Pentium® 4 CPU Arbitration” on page 1149. • “Pentium® 4 Priority Agent Arbitration” on page 1165. • “Pentium® 4 Locked Transaction Series” on page 1177. • “Pentium® 4 FSB Blocking” on page 1189. • “Pentium® 4 FSB Request Phase” on page 1201. • “Pentium® 4 FSB Snoop Phase” on page 1225.
Recommended publications
  • Inside Intel® Core™ Microarchitecture Setting New Standards for Energy-Efficient Performance
    White Paper Inside Intel® Core™ Microarchitecture Setting New Standards for Energy-Efficient Performance Ofri Wechsler Intel Fellow, Mobility Group Director, Mobility Microprocessor Architecture Intel Corporation White Paper Inside Intel®Core™ Microarchitecture Introduction Introduction 2 The Intel® Core™ microarchitecture is a new foundation for Intel®Core™ Microarchitecture Design Goals 3 Intel® architecture-based desktop, mobile, and mainstream server multi-core processors. This state-of-the-art multi-core optimized Delivering Energy-Efficient Performance 4 and power-efficient microarchitecture is designed to deliver Intel®Core™ Microarchitecture Innovations 5 increased performance and performance-per-watt—thus increasing Intel® Wide Dynamic Execution 6 overall energy efficiency. This new microarchitecture extends the energy efficient philosophy first delivered in Intel's mobile Intel® Intelligent Power Capability 8 microarchitecture found in the Intel® Pentium® M processor, and Intel® Advanced Smart Cache 8 greatly enhances it with many new and leading edge microar- Intel® Smart Memory Access 9 chitectural innovations as well as existing Intel NetBurst® microarchitecture features. What’s more, it incorporates many Intel® Advanced Digital Media Boost 10 new and significant innovations designed to optimize the Intel®Core™ Microarchitecture and Software 11 power, performance, and scalability of multi-core processors. Summary 12 The Intel Core microarchitecture shows Intel’s continued Learn More 12 innovation by delivering both greater energy efficiency Author Biographies 12 and compute capability required for the new workloads and usage models now making their way across computing. With its higher performance and low power, the new Intel Core microarchitecture will be the basis for many new solutions and form factors. In the home, these include higher performing, ultra-quiet, sleek and low-power computer designs, and new advances in more sophisticated, user-friendly entertainment systems.
    [Show full text]
  • Rochyderabad 27072017.Pdf
    List of Companies under Strike Off Sl.No CIN Number Name of the Company 1 U93000TG1947PLC000008 RAJAHMUNDRY CHAMBER OF COMMERCE LIMITED 2 U80301TG1939GAP000595 HYDERABAD EDUCATIONAL CONFERENCE 3 U52300TG1957PTC000772 GUNTI AND CO PVT LTD 4 U99999TG1964PTC001025 HILITE PRODUCTS PVT LTD 5 U74999AP1965PTC001083 BALAJI MERCHANTS ASSOCIATION PRIVATE LIMITED 6 U92111TG1951PTC001102 PRASAD ART PICTURES PVT LTD 7 U26994AP1970PTC001343 PADMA GRAPHITE INDUSTRIES PRIVATE LIMITED 8 U16001AP1971PTC001384 ALLIED TOBBACCO PACKERS PVT LTD 9 U63011AP1972PTC001475 BOBBILI TRANSPORTS PRIVATE LIMITED 10 U65993TG1972PTC001558 RAJASHRI INVESTMENTS PRIVATE LIMITED 11 U85110AP1974PTC001729 DR RANGARAO NURSING HOME PRIVATE LIMITED 12 U74999AP1974PTC001764 CAPSEAL PVT LTD 13 U21012AP1975PLC001875 JAYALAKSHMI PAPER AND GENERAL MILLS LIMITED 14 U74999TG1975PTC001931 FRUTOP PRIVATE LIMITED 15 U05005TG1977PTC002166 INTERNATIONAL SEA FOOD PVT LTD 16 U65992TG1977PTC002200 VAMSI CHIT FUNDS PVT LTD 17 U74210TG1977PTC002206 HIMALAYA ENGINEERING WORKS PVT LTD 18 U52520TG1978PTC002306 BLUEFIN AGENCIES AND EXPORTS PVT LTD 19 U52110TG1979PTC002524 G S B TRADING PRIVATE LIMITED 20 U18100AP1979PTC002526 KAKINADA SATSANG SAREES PRINTING AND DYEING CO PVT LTD 21 U26942TG1980PLC002774 SHRI BHOGESWARA CEMENT AND MINERAL INDUSTRIES LIMITED 22 U74140TG1980PTC002827 VERNY ENGINEERS PRIVATE LIMITED 23 U27109TG1980PTC002874 A P PRECISION LIGHT ENGINEERING PVT LTD 24 U65992AP1981PTC003086 CHAITANYA CHIT FUNDS PVT LTD 25 U15310AP1981PTC003087 R K FLOUR MILLS PVT LTD 26 U05005AP1981PTC003127
    [Show full text]
  • Sgxometer: Open and Modular Benchmarking for Intel SGX
    SGXoMeter: Open and Modular Benchmarking for Intel SGX Mohammad Mahhouk Nico Weichbrodt Rüdiger Kapitza TU Braunschweig, Germany TU Braunschweig, Germany TU Braunschweig, Germany ABSTRACT mobile devices like phones and tablets. Also, personal computers, Intel’s Software Guard Extensions (SGX) are currently the most laptops and servers can be secured using AMD Secure Encrypted wide-spread commodity trusted execution environment, which Virtualisation [22, 23], and Intel SGX [24, 27]. provides integrity and confidentiality of sensitive code and data. Intel SGX promises with its isolated memory regions, so called Thereby, it offers protection even against privileged attackers and enclaves, both confidentiality and integrity protection of the sen- various forms of physical attacks. As a technology that only be- sitive data and code running inside them against malicious and came available in late 2015, it has received massive interest and privileged software. It also provides local and remote attestation undergone a rapid evolution. Despite first ad-hoc attempts, there is mechanisms [21] to ensure the authenticity and integrity of the so far no standardised approach to benchmark the SGX hardware, running enclaves, adding protection against forging attempts. Thus, its associated environment, and techniques that were designed to the utilisation of SGX in cloud services can considerably reduce harden SGX-based applications. the customers’ reluctance of using them. Furthermore, Intel has re- In this paper, we present SGXoMeter, an open and modular leased a Software Development Kit (SDK)[18] to ease programming framework designed to benchmark different SGX-aware CPUs, with SGX. It introduces wrappers for low-level instructions and `code revisions, SDK versions and extensions to mitigate side- provides a high-level interface that offers multiple functionalities, channel attacks.
    [Show full text]
  • A Superscalar Out-Of-Order X86 Soft Processor for FPGA
    A Superscalar Out-of-Order x86 Soft Processor for FPGA Henry Wong University of Toronto, Intel [email protected] June 5, 2019 Stanford University EE380 1 Hi! ● CPU architect, Intel Hillsboro ● Ph.D., University of Toronto ● Today: x86 OoO processor for FPGA (Ph.D. work) – Motivation – High-level design and results – Microarchitecture details and some circuits 2 FPGA: Field-Programmable Gate Array ● Is a digital circuit (logic gates and wires) ● Is field-programmable (at power-on, not in the fab) ● Pre-fab everything you’ll ever need – 20x area, 20x delay cost – Circuit building blocks are somewhat bigger than logic gates 6-LUT6-LUT 6-LUT6-LUT 3 6-LUT 6-LUT FPGA: Field-Programmable Gate Array ● Is a digital circuit (logic gates and wires) ● Is field-programmable (at power-on, not in the fab) ● Pre-fab everything you’ll ever need – 20x area, 20x delay cost – Circuit building blocks are somewhat bigger than logic gates 6-LUT 6-LUT 6-LUT 6-LUT 4 6-LUT 6-LUT FPGA Soft Processors ● FPGA systems often have software components – Often running on a soft processor ● Need more performance? – Parallel code and hardware accelerators need effort – Less effort if soft processors got faster 5 FPGA Soft Processors ● FPGA systems often have software components – Often running on a soft processor ● Need more performance? – Parallel code and hardware accelerators need effort – Less effort if soft processors got faster 6 FPGA Soft Processors ● FPGA systems often have software components – Often running on a soft processor ● Need more performance? – Parallel
    [Show full text]
  • Validating the Intel® Pentium® 4 Microprocessor
    16.1 9DOLGDWLQJ WKH ,QWHO 3HQWLXP 0LFURSURFHVVRU %RE%HQWOH\ ,QWHO&RUSRUDWLRQ 1(WK$YHQXH +LOOVERUR2UHJRQ86$ EREEHQWOH\#LQWHOFRP ABSTRACT 2. OVERVIEW Developing a new leading edge IA-32 microprocessor is an The Pentium® 4 processor is Intel’s most advanced IA-32 immensely complicated undertaking. In the case of the Pentium® microprocessor, incorporating a host of new microarchitectural 4 processor, the microarchitecture is significantly more complex features including a 400-MHz system bus, hyper-pipelined than any previous IA-32 microprocessor and the implementation technology, advanced dynamic execution, rapid execution engine, borrows almost nothing from any previous implementation. This advanced transfer cache, execution trace cache, and Streaming paper describes how we went about the task of finding bugs in the SIMD (Single Instruction, Multiple Data) Extensions 2 (SSE2). Pentium® 4 processor design prior to initial silicon, and what we For the most part, we applied similar tools and methodologies to found along the way. validating the Pentium® 4 processor that we had used previously General Terms on the Pentium® Pro processor. However, we developed new Management, Verification. methodologies and tools in response to lessons learnt from previous projects, and to address some of the new challenges that the Pentium® 4 processor design presented from a validation 1. INTRODUCTION perspective. In particular, the use of Formal Verification, Cluster Validation case studies are relatively rare in the literature of Test Environments and focused Power Reduction Validation were computer architecture and design ([1] and [2] contain lists of either new or greatly extended from previous projects; each of some recent papers) and case studies of commercial these is discussed in more detail in a section of this paper microprocessors are even rarer.
    [Show full text]
  • The Microarchitecture of the Pentium 4 Processor
    The Microarchitecture of the Pentium 4 Processor Glenn Hinton, Desktop Platforms Group, Intel Corp. Dave Sager, Desktop Platforms Group, Intel Corp. Mike Upton, Desktop Platforms Group, Intel Corp. Darrell Boggs, Desktop Platforms Group, Intel Corp. Doug Carmean, Desktop Platforms Group, Intel Corp. Alan Kyker, Desktop Platforms Group, Intel Corp. Patrice Roussel, Desktop Platforms Group, Intel Corp. Index words: Pentium® 4 processor, NetBurst™ microarchitecture, Trace Cache, double-pumped ALU, deep pipelining provides an in-depth examination of the features and ABSTRACT functions of the Intel NetBurst microarchitecture. This paper describes the Intel® NetBurst™ ® The Pentium 4 processor is designed to deliver microarchitecture of Intel’s new flagship Pentium 4 performance across applications where end users can truly processor. This microarchitecture is the basis of a new appreciate and experience its performance. For example, family of processors from Intel starting with the Pentium it allows a much better user experience in areas such as 4 processor. The Pentium 4 processor provides a Internet audio and streaming video, image processing, substantial performance gain for many key application video content creation, speech recognition, 3D areas where the end user can truly appreciate the applications and games, multi-media, and multi-tasking difference. user environments. The Pentium 4 processor enables real- In this paper we describe the main features and functions time MPEG2 video encoding and near real-time MPEG4 of the NetBurst microarchitecture. We present the front- encoding, allowing efficient video editing and video end of the machine, including its new form of instruction conferencing. It delivers world-class performance on 3D cache called the Execution Trace Cache.
    [Show full text]
  • Intel(R) Pentium(R) 4 Processor on 90 Nm Process Datasheet
    Intel® Pentium® 4 Processor on 90 nm Process Datasheet 2.80 GHz – 3.40 GHz Frequencies Supporting Hyper-Threading Technology1 for All Frequencies with 800 MHz Front Side Bus February 2005 Document Number: 300561-003 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked “reserved” or “undefined.” Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The Intel® Pentium® 4 processor on 90 nm process may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order. 1Hyper-Threading Technology requires a computer system with an Intel® Pentium® 4 processor supporting HT Technology and a Hyper-Threading Technology enabled chipset, BIOS and operating system.
    [Show full text]
  • A Viga T Ing R T Ificia L N Te Ll Igence
    July 24, 2018 Semiconductor Get real with artificial intelligence (AI) "Seriously, do you think you could actually purchase one of my kind in Walmart, say in the next 10 years?" NTELLIGENCE I "You do?! You'd better read this report from RTIFICIAL RTIFICIAL cover to cover, and I assure you Peter is not being funny at all this time." A ■ Fantasies remain in Star Trek. Let’s talk about practical AI technologies. ■ There are practical limitations in using today’s technology to realise AI elegantly. ■ AI is to be enabled by a collaborative ecosystem, likely dominated by “gorillas”. ■ An explosion of innovations in AI is happening to enhance user experience. ■ Rewards will go to the problem solvers that have invested in R&D ahead of others. Analyst(s) AVIGATING AVIGATING Peter CHAN T (82) 2 6730 6128 E [email protected] N IMPORTANT DISCLOSURES, INCLUDING ANY REQUIRED RESEARCH CERTIFICATIONS, ARE PROVIDED AT THE Powered by END OF THIS REPORT. IF THIS REPORT IS DISTRIBUTED IN THE UNITED STATES IT IS DISTRIBUTED BY CIMB the EFA SECURITIES (USA), INC. AND IS CONSIDERED THIRD-PARTY AFFILIATED RESEARCH. Platform Navigating Artificial Intelligence Technology - Semiconductor│July 24, 2018 TABLE OF CONTENTS KEY CHARTS .......................................................................................................................... 4 Executive Summary .................................................................................................................. 5 I. From human to machine .......................................................................................................10
    [Show full text]
  • SOM-5992 COM Express R3.0 Type 7 Module
    Intel Xeon Processor D-1500 SOM-5992 COM Express R3.0 Type 7 Module NEW Features Intel® Xeon® Processor D-1500 Product Family COM Express R3.0 Basic Module Type 7 pin out 2~16 core processor, with max. TDP 45W Dual-CH DDR4 2400 w/ECC, max. 128GB High speed Ethernet (dual 10GBASE-KR interfaces, one GbE) Abundant expansion. (PCIe x16, PCIe x8, 8 PCIe x1) Supports iManager, Embedded Software APIs and Wise-PaaS/RMM Software APIs: Utilities: Specifications Form Factor COM Express Basic Module Form Factor Pin-out Type COM Express R3.0 Type 7 compatible Xeon Xeon Xeon Xeon Xeon Pentium Pentium Xeon Xeon Pentium CPU D-1577 D-1548 D-1537 D-1528 D-1527 D1517 D1508 D-1559 D-1539 D1519 Base Frequency 1.3 GHz 2.0 GHz 1.7 GHz 1.9 GHz 2.2 GHz 1.6 GHz 2.2 GHz 1.5 GHz 1.6 GHz 1.5 GHz Max Single Core Turbo 2.1 GHz 2.6 GHz 2.3 GHz 2.5 GHz 2.7 GHz 2.2 GHz 2.6 GHz 2.1 GHz 2.2 GHz 2.1 GHz Processor System Frequency Cores 16 8 8 6 4 4 2 12 8 4 LLC 24MB 12MB 12MB 9MB 6MB 6MB 3MB 18MB 12MB 6MB CPU TDP 45W 45W 35W 35W 35W 25W 25W 45W 35W 25W BIOS AMI UEFI 128Mbit Technology DDR4 1866/2133/2400MHz Max. Frequency 2133 MHz 2400 MHz 2133 MHz 2133 MHz 2133 MHz 2133 MHz 1866 MHz 2133 MHz 2133 MHz 2133 MHz Memory ECC Support ECC and non-ECC Max.
    [Show full text]
  • The Intel X86 Microarchitectures Map Version 2.0
    The Intel x86 Microarchitectures Map Version 2.0 P6 (1995, 0.50 to 0.35 μm) 8086 (1978, 3 µm) 80386 (1985, 1.5 to 1 µm) P5 (1993, 0.80 to 0.35 μm) NetBurst (2000 , 180 to 130 nm) Skylake (2015, 14 nm) Alternative Names: i686 Series: Alternative Names: iAPX 386, 386, i386 Alternative Names: Pentium, 80586, 586, i586 Alternative Names: Pentium 4, Pentium IV, P4 Alternative Names: SKL (Desktop and Mobile), SKX (Server) Series: Pentium Pro (used in desktops and servers) • 16-bit data bus: 8086 (iAPX Series: Series: Series: Series: • Variant: Klamath (1997, 0.35 μm) 86) • Desktop/Server: i386DX Desktop/Server: P5, P54C • Desktop: Willamette (180 nm) • Desktop: Desktop 6th Generation Core i5 (Skylake-S and Skylake-H) • Alternative Names: Pentium II, PII • 8-bit data bus: 8088 (iAPX • Desktop lower-performance: i386SX Desktop/Server higher-performance: P54CQS, P54CS • Desktop higher-performance: Northwood Pentium 4 (130 nm), Northwood B Pentium 4 HT (130 nm), • Desktop higher-performance: Desktop 6th Generation Core i7 (Skylake-S and Skylake-H), Desktop 7th Generation Core i7 X (Skylake-X), • Series: Klamath (used in desktops) 88) • Mobile: i386SL, 80376, i386EX, Mobile: P54C, P54LM Northwood C Pentium 4 HT (130 nm), Gallatin (Pentium 4 Extreme Edition 130 nm) Desktop 7th Generation Core i9 X (Skylake-X), Desktop 9th Generation Core i7 X (Skylake-X), Desktop 9th Generation Core i9 X (Skylake-X) • Variant: Deschutes (1998, 0.25 to 0.18 μm) i386CXSA, i386SXSA, i386CXSB Compatibility: Pentium OverDrive • Desktop lower-performance: Willamette-128
    [Show full text]
  • Features PCA-6188 Socket 478 Pentium® 4/Celeron® D
    Socket 478 Pentium® 4/Celeron® D/ Celeron Processor Card with 64-bit PCI-X/VGA/Dual PCA-6188 GbE LAN Features . Supports up to 2 Serial ATA devices . Supports Dual Channel DDR 266/333/400 SDRAM . Intel® 875P chipset 400/533/800 MHz FSB . Supports up to two devices with software Serial ATA RAID 0, 1 . Onboard AGP 8X ATi Mobility™ Radeon® 9600 Pro VGA controller, 64 MB DDR SDRAM integrated . Supports dual display, LVDS and DVI . PCI-X 64-bit @ 66 MHz . Supports 10/100/1000Base-T Ethernet . 4 USB 2.0 ports . CMOS automatic backup and restore to prevent accidental data loss of BIOS setup data Specifications CPU Intel Pentium® 4 Intel Celeron® D Intel Celeron 3.06 GHz (533 FSB), 3.4 GHz (800 FSB) Max. Speed 3.06 GHz 2.8 GHz * Vcore 1.75 V CPU (Willamette) not supported Processor System L2 Cache 256 KB/ 512 KB/ 1 MB 256 KB 128/256 KB Chipset Intel 875P + 6300ESB BIOS Award 4 Mbit FWH Front Side Bus 400/533/800 MHz PCI 64-bit/33/66 MHz PCI, 66 MHz PCI-X Bus ISA HISA (ISA high drive), no DMA support Technology Dual Channel DDR 266/333/400 SDRAM with ECC support Memory Max. Capacity 4 GB Socket 184-pin DIMM x 4 Controller ATi Mobility Radeon 9600 Pro (AGP 8X) VRAM 64 MB DDR SDRAM integrated Graphic 1 CRT1, 2048 x 1536, up to 200 Hz vertical rate 1 CRT2, 2048 x 1536, up to 200 Hz vertical rate Video Output 1 LVDS, dual 115MHz interface, 2048 x 1536 @ 60 Hz 1 DVI, 1600 x 1200 @ 60 Hz, 165 MHz Interface 10/100/1000Base-T LAN 1: Intel 82547GI (Gigabit, CSA) Ethernet Controller LAN 2: Intel 82541GI (Gigabit) Connector RJ-45 x 2 Max.
    [Show full text]
  • Lecture #2 "Computer Systems Big Picture"
    18-600 Foundations of Computer Systems Lecture 2: “Computer Systems: The Big Picture” John P. Shen & Gregory Kesden 18-600 August 30, 2017 CS: AAP CS: APP ➢ Recommended Reference: ❖ Chapters 1 and 2 of Shen and Lipasti (SnL). ➢ Other Relevant References: ❖ “A Detailed Analysis of Contemporary ARM and x86 Architectures” by Emily Blem, Jaikrishnan Menon, and Karthikeyan Sankaralingam . (2013) ❖ “Amdahl’s and Gustafson’s Laws Revisited” by Andrzej Karbowski. (2008) 8/30/2017 (©J.P. Shen) 18-600 Lecture #2 1 18-600 Foundations of Computer Systems Lecture 2: “Computer Systems: The Big Picture” 1. Instruction Set Architecture (ISA) a. Hardware / Software Interface (HSI) b. Dynamic / Static Interface (DSI) c. Instruction Set Architecture Design & Examples 2. Historical Perspective on Computing a. Major Epochs of Modern Computers b. Computer Performance Iron Law (#1) 3. “Economics” of Computer Systems a. Amdahl’s Law and Gustafson’s Law b. Moore’s Law and Bell’s Law 8/30/2017 (©J.P. Shen) 18-600 Lecture #2 2 Anatomy of Engineering Design SPECIFICATION: Behavioral description of “What does it do?” Synthesis: Search for possible solutions; pick best one. Creative process IMPLEMENTATION: Structural description of “How is it constructed?” Analysis: Validate if the design meets the specification. “Does it do the right thing?” + “How well does it perform?” 8/30/2017 (©J.P. Shen) 18-600 Lecture #2 3 [Gerrit Blaauw & Fred Brooks, 1981] Instruction Set Processor Design ARCHITECTURE: (ISA) programmer/compiler view = SPECIFICATION • Functional programming model to application/system programmers • Opcodes, addressing modes, architected registers, IEEE floating point IMPLEMENTATION: (μarchitecture) processor designer view • Logical structure or organization that performs the ISA specification • Pipelining, functional units, caches, physical registers, buses, branch predictors REALIZATION: (Chip) chip/system designer view • Physical structure that embodies the implementation • Gates, cells, transistors, wires, dies, packaging 8/30/2017 (©J.P.
    [Show full text]