DOCSLIB.ORG

PDP-15 Systems

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
PDP-15 Systems 1 Digital Equipment Corporation Maynard, Massachusetts mamDomo Reference Manual ;1 PDP-15 Systems - DEC-15-BRZA-D PDP-15 SYSTEMS REFERENCE MANUAL DIGITAL EQUIPMENT CORPORATION 0 MAYNARD. MASSACHUSETTS 1st Printing August 1969 Copyright © 1969 by Digital Equipment Corporation Instruction times, operating speeds and the like are in­ cluded in this manual for reference only; they are not to be taken as specifications. TABLE OF CONTENTS Chapter Page General Description Introduction 1-1 PDP-15 Highlights 1-1 Summary of PDP-15 Characteristics 1-2 2 PDP-IS System Organization Central Processor 2-1 Memory 2-1 I/O Processor 2-1 System Peripherals 2-3 3 Organization of the Central Processor Summary of Characteristics 3-1 Central Processor Description 3-1 Processor Expansion 3-4 4 Memory Organization Summary of Characteristics 4-1 Core Memory 4-1 5 Organization of the Input/Output Processor Summary of Characteristics 5-1 I/O Processor 5-1 Addressable I/O Bus 5-7 Program Interrupt Facility 5-9 Automatic Priority Interrupt 5-10 Common I/O Bus 5-12 IOP1, IOP2, IOP4 5-13 6 Addressing Interpretation of Words From Memory 6-1 Information Retrieval From Memory 6-1 Memory Reference Instructions 6-2 Bank Mode Addressing 6-5 Nonmemory Reference Instructions 6-5 Operate Instructions 6-5 Data Words 6-6 Basic Software Floating-Point Formats 6-7 Boolean Representation 6-8 iii TABLE OF CONTENTS (cont.) Chapter Page 7 Instruction Repertoire Instruction Groups 7-1 Transfer Instructions 7-3 Arithmetic Instructions 7-3 Logical Instructions 7-4 Rotate Instructions 7-S Control Instructions 7-S Jump Instructions 7-7 Index and Limit Register Instructions 7-9 Register Control Instructions 7-10 Microcoding 7-11 Input/Output Instruction Group 7-13 8 Internal Options Instruction Set EAE 8-1 Basic Shift Instructions 8-4 Normalize Instructions 8-6 Arithmetic Instructions 8-7 Automatic Priority Interrupt Instruction Set 8-13 Memory Parity 8-lS Real-Time Clock 8-16 Power Failure 8-16 Memory Protection Option 8-17 Memory Relocation and Protect KT IS 8-19 The Hardware 8-21 9 Peripheral Options Standard Input/Output Devices 9-1 Mass Storage Devices 9-1 Line Printers and Plotters 9-3 Data Communications Devices 9-3 Display Devices 9-4 Interprocessor Buffer Systems 9-S Analog-to-Digital Converters 9-S Digital-to-Analog Converters 9-6 Operational Amplifier, Type AH03 9-6 I/O Bus Adapter, Type DWIS 9-6 10 PDP-IS Console Information/Control Switches 10-1 Operate Control Switches 10-3 Special Switches 10-4 Indicators 10-4 iv TABLE OF CONTENTS (cont.) Chapter Page 11 System Software PDP-15/10 Compact Software System 11-1 PDP-15/20 Advanced Monitor System 11-2 Common PDP-15 Software 11-3 PDP-15/40 Disk-Oriented BACKGROUND/FOREGROUND System 11-7 Additional Systems Software 11-7 Diagnostics 11-9 Appendix A Installation Planning Physical Configuration A-I Placement of Options A-I v PDP-15 FAMILY OF MANUALS HARDWARE SOFTWARE INSTALLATION ACCEPTANCE OPERATORS TE ST GUIDE MANUAL PROCEDURES MODULE INTERFACE MANUAL MANUAL ~. UTILITY PROGRAMS MANUAL MACRO -15 FORTRAN nz:: FOCAL -15 8/15 TRANSLATOR 15-0040 SYSTEM REFERENCE MANUAL - Overview of PDP-15/10 SOFTWARE SYSTEM - COMPACT VOLUME 3, PERIPHERALS (Set of Manuals) - PDP-15 hardware and software systems and op­ software system and BASIC I/O Monitor system Block diagram and functional theory of operation tions; instruction repertoire, expansion features descriptions. of the peripheral devices. Preventive and correc­ and descriptions of system peripherals. tive maintenance data. USERS GUIDE VOLUME 1, PROCESSOR - PDP-15/20 ADVANCED Monitor Software Sys­ INSTALLATION MANUAL - Power specifica­ Principal guide to system hardware includes sys­ tem - ADVANCED Monitor System descriptions; cations, environmental considerations, cabling tem and subsystem features, functional descrip­ programs include system monitor and language, and other information pertinent to installing tions, machine-language programming consider­ utility and application types; operation, core or­ PDP-15 Systems. ations, instruction repertoire and system expan­ ganization and input/output operations within sion data. the monitor environment are discussed. ACCEPTANCE TEST PROCEDURES - Step-by­ step procedures designed to insure optimum VOLUME 2 PERIPHERALS - Features function­ PDP-15 Systems operation. tiona I descriptions and programming consider­ PDP-15/30 BACKGROUND / FOREGROUND ations for peripheral devices. Monitor Software System - Background/Fore­ ground Monitor description including the asso­ ciated language, utility and applications pro­ MODULE MANUAL - Characteristics, specifica­ tions, timing and functional descriptions of mod­ grams. OPERATOR'S GUIDE - Procedural data, includ­ ules used in PDP-15 Systems. ing operator maintenance, for using the oper­ ator's console and the peripheral devices asso­ ciated with PDP-15 Systems. -< .-..-.. INTERFACE MANUAL - Information for inter­ PDP-15/40 Disk-Oriented BACKGROUND/ facing devices to a PDP-15 System. FOREGROUND Monitor Software System - PDP-15/10 SYSTEM USER'S GUIDE - COM­ Background/Foreground Monitor in a disk-ori­ PACT and BASIC I/O Monitor operating proce­ ented environment is described; programs include dures. language, utility, and application types. UTILITY PROGRAMS MANUAL - Utility pro­ grams common to PDP-15 Monitor systems. PDP-15/20 SYSTEM USER'S GUIDE - Advanced monitor system operating procedures. MAINTENANCE MANUAL VOLUME 1, PRO­ MACRO-15 - MACRO assembly language for the CESSOR - Block diagram and functional theory PDP-15. of operation of the processor logic. Preventive and corrective maintenance data. PDP-15/30 SYSTEM USER'S GUIDE - Back­ ground/Foreground monitor system operating FORTRAN IV - PDP-15 version of the FOR­ procedures. TRAN IV compiler language. VOLUME 2, PROCESSOR OPTIONS - Block PDP-15/40 SYSTEM USER'S GUIDE - Disk­ diagram and functional theory of operation of FOCAL-15 - An algebraic interactive compiler­ oriented background/foreground monitor system the processor options. Preventive and corrective level language developed by Digital Equipment operating procedures. maintenance data. Corporation. PDP-iS System viii FOREWORD PDP-IS Systems offer comprehensive solutions cations programs and special peripheral device to real-time data problems. They combine new handlers without forcing him to become a sys­ design concepts with a wide array of traditional tems programmer and (c) a system that can features that spring from Digital's years of expand naturally with any additional hardware leadership in the medium-scale scientific com­ the user purchases. PDP-IS Systems software puter field. Both elements share the common allows the user to move from a very basic purpose of simplifying the user's tasks in a machine to a sophisticated system environment demanding real-time environment. without the cost and complication of repro­ gramming at each upward step. Since certain types of data-handling tasks re­ The hardware systems were designed with sever­ quire specific hardware and software configura­ al functional objectives in mind. Among these tions, Digital has developed four standard are the complete autonomy between central PDP-IS Systems, ranging in power from the processor, input/output processor, and memory, modestly priced basic PDP-IS / I 0 to the real­ so that processing and I/O operations can occur time disk monitor environment of the concurrently in overlapping cycles; TTL PDP-IS/40. At every level, the capabilities of the integrated-circuit construction for high relia­ hardware are under the control of a monitor bility; fast internal speeds, including an 800-ns designed specifically for them. memory cycle time, to meet the demands of real-time data processing; core memory expan­ The software systems were designed around the sion to 131,072 words for future growth; and a hardware with the user environment in mind. sophisticated memory-protect system for multi­ The principal design objectives were to provide user integrity. Peripheral device handling and (a) a system that is convenient for the user to interfacing to other instruments are easily implement and that affords the user access to accomplished, and system growth potential is the full power of the hardware, (b) a system virtually unlimited with the modular structure that allows the user to easily integrate his appli- of PDP-IS Monitor systems. ix I SYSTEM DESCRIPTIONS Users are spared the task of writing system software to handle input/outputs to all standard system peripherals, since appropriate routines PDP-IS/1O: Basic System are supplied with the monitor. The net result is that even inexperienced computer users can get The PDP-IS II 0 is the first level PDP-IS System. their applications programs "on the air" in a The system's design provides limited budget minimum of time. users access to the power, speed, and 18-bit word length of PDP-IS hardware, in the expec­ PDP-IS /20 hardware facilities include not only tation that the system can later be expanded to 8,192-words of core memory and high-speed take full advantage of the advanced software paper-tape facilities but also a DECtape control capabilities inherent in the system's design. unit and two tape transports for convenient mass-memory storage. DECtape is Digital's com­ Hardware includes 4,096 18-bit words of core pact, inexpensive answer to the problems of memory and a Model ASR33 Teletype console program and data storage. A single pocket-sized teleprinter. The system has the rapid PDP-IS reel of tape can accommodate up to ISO,OOO 800-ns memory cycle time which provides 1.6-Ms words of information. The extra-heavy duty add capability. Facilities for later expansion are K S R 3S Teletype unit is included in the prewired into the system; additional memory PDP-IS/20 configuration to guarantee a high and peripherals can be plugged in as they are degree of reliability under the strain of con­ required. tinued heavy use. Also included is the extended arithmetic element described in Chapter 3. This Software is governed by the COMPACT Pro­ unit facilitates high-speed multiplication, divi­ gramming System, a complete package including sion, shifting, normalization, and register mani­ Assembler, Editor, Octal Debugging Technique, pulation.
Load more

Recommended publications
  • Pdp11-40.Pdf
    processor handbook digital equipment corporation Copyright© 1972, by Digital Equipment Corporation DEC, PDP, UNIBUS are registered trademarks of Digital Equipment Corporation. ii TABLE OF CONTENTS CHAPTER 1 INTRODUCTION 1·1 1.1 GENERAL ............................................. 1·1 1.2 GENERAL CHARACTERISTICS . 1·2 1.2.1 The UNIBUS ..... 1·2 1.2.2 Central Processor 1·3 1.2.3 Memories ........... 1·5 1.2.4 Floating Point ... 1·5 1.2.5 Memory Management .............................. .. 1·5 1.3 PERIPHERALS/OPTIONS ......................................... 1·5 1.3.1 1/0 Devices .......... .................................. 1·6 1.3.2 Storage Devices ...................................... .. 1·6 1.3.3 Bus Options .............................................. 1·6 1.4 SOFTWARE ..... .... ........................................... ............. 1·6 1.4.1 Paper Tape Software .......................................... 1·7 1.4.2 Disk Operating System Software ........................ 1·7 1.4.3 Higher Level Languages ................................... .. 1·7 1.5 NUMBER SYSTEMS ..................................... 1-7 CHAPTER 2 SYSTEM ARCHITECTURE. 2-1 2.1 SYSTEM DEFINITION .............. 2·1 2.2 UNIBUS ......................................... 2-1 2.2.1 Bidirectional Lines ...... 2-1 2.2.2 Master-Slave Relation .. 2-2 2.2.3 Interlocked Communication 2-2 2.3 CENTRAL PROCESSOR .......... 2-2 2.3.1 General Registers ... 2-3 2.3.2 Processor Status Word ....... 2-4 2.3.3 Stack Limit Register 2-5 2.4 EXTENDED INSTRUCTION SET & FLOATING POINT .. 2-5 2.5 CORE MEMORY . .... 2-6 2.6 AUTOMATIC PRIORITY INTERRUPTS .... 2-7 2.6.1 Using the Interrupts . 2-9 2.6.2 Interrupt Procedure 2-9 2.6.3 Interrupt Servicing ............ .. 2-10 2.7 PROCESSOR TRAPS ............ 2-10 2.7.1 Power Failure ..............
    [Show full text]
  • Appendix D an Alternative to RISC: the Intel 80X86
    D.1 Introduction D-2 D.2 80x86 Registers and Data Addressing Modes D-3 D.3 80x86 Integer Operations D-6 D.4 80x86 Floating-Point Operations D-10 D.5 80x86 Instruction Encoding D-12 D.6 Putting It All Together: Measurements of Instruction Set Usage D-14 D.7 Concluding Remarks D-20 D.8 Historical Perspective and References D-21 D An Alternative to RISC: The Intel 80x86 The x86 isn’t all that complex—it just doesn’t make a lot of sense. Mike Johnson Leader of 80x86 Design at AMD, Microprocessor Report (1994) © 2003 Elsevier Science (USA). All rights reserved. D-2 I Appendix D An Alternative to RISC: The Intel 80x86 D.1 Introduction MIPS was the vision of a single architect. The pieces of this architecture fit nicely together and the whole architecture can be described succinctly. Such is not the case of the 80x86: It is the product of several independent groups who evolved the architecture over 20 years, adding new features to the original instruction set as you might add clothing to a packed bag. Here are important 80x86 milestones: I 1978—The Intel 8086 architecture was announced as an assembly language– compatible extension of the then-successful Intel 8080, an 8-bit microproces- sor. The 8086 is a 16-bit architecture, with all internal registers 16 bits wide. Whereas the 8080 was a straightforward accumulator machine, the 8086 extended the architecture with additional registers. Because nearly every reg- ister has a dedicated use, the 8086 falls somewhere between an accumulator machine and a general-purpose register machine, and can fairly be called an extended accumulator machine.
    [Show full text]
  • Computer Organization & Architecture Eie
    COMPUTER ORGANIZATION & ARCHITECTURE EIE 411 Course Lecturer: Engr Banji Adedayo. Reg COREN. The characteristics of different computers vary considerably from category to category. Computers for data processing activities have different features than those with scientific features. Even computers configured within the same application area have variations in design. Computer architecture is the science of integrating those components to achieve a level of functionality and performance. It is logical organization or designs of the hardware that make up the computer system. The internal organization of a digital system is defined by the sequence of micro operations it performs on the data stored in its registers. The internal structure of a MICRO-PROCESSOR is called its architecture and includes the number lay out and functionality of registers, memory cell, decoders, controllers and clocks. HISTORY OF COMPUTER HARDWARE The first use of the word ‘Computer’ was recorded in 1613, referring to a person who carried out calculation or computation. A brief History: Computer as we all know 2day had its beginning with 19th century English Mathematics Professor named Chales Babage. He designed the analytical engine and it was this design that the basic frame work of the computer of today are based on. 1st Generation 1937-1946 The first electronic digital computer was built by Dr John V. Atanasoff & Berry Cliford (ABC). In 1943 an electronic computer named colossus was built for military. 1946 – The first general purpose digital computer- the Electronic Numerical Integrator and computer (ENIAC) was built. This computer weighed 30 tons and had 18,000 vacuum tubes which were used for processing.
    [Show full text]
  • Instruction Set Architecture
    Instruction Set Architecture EE3376 1 –Adapted from notes from BYU ECE124 Topics to Cover… l MSP430 ISA l MSP430 Registers, ALU, Memory l Instruction Formats l Addressing Modes l Double Operand Instructions l Single Operand Instructions l Jump Instructions l Emulated Instructions – http://en.wikipedia.org/wiki/TI_MSP430 2 –Adapted from notes from BYU ECE124 Levels of Transformation –Problems –Algorithms – C Instructions –Language (Program) –Programmable –Assembly Language – MSP 430 ISA –Machine (ISA) Architecture –Computer Specific –Microarchitecture –Manufacturer Specific –Circuits –Devices 3 –Adapted from notes from BYU ECE124 Instruction Set Architecture l The computer ISA defines all of the programmer-visible components and operations of the computer – memory organization l address space -- how may locations can be addressed? l addressibility -- how many bits per location? – register set (a place to store a collection of bits) l how many? what size? how are they used? – instruction set l Opcodes (operation selection codes) l data types (data types: byte or word) l addressing modes (coding schemes to access data) l ISA provides all information needed for someone that wants to write a program in machine language (or translate 4 from a high-level language to machine language). –Adapted from notes from BYU ECE124 MSP430 Instruction Set Architecture l MSP430 CPU specifically designed to allow the use of modern programming techniques, such as: – the computation of jump addresses – data processing in tables – use of high-level languages such as C. l 64KB memory space with 16 16-bit registers that reduce fetches to memory. l Implements RISC architecture with 27 instructions and 7 addressing modes.
    [Show full text]
  • PDP-11 Conventions Manual
    DEC-II-HR6A-D PDP-11 Conventions Manual DIGITAL EQUIPMENT CORPORATION • MAYNARD, MASSACHUSETTS 1st Edition September 1970 Copyright © 1970 by Digital Equipment Corporation The instructional times, operating speeds and the like are included in this manual for reference only; they are not to be taken as specifications. The following are registered trademarks of Digital Equipment Corporation, Maynard, Massachusetts: DEC PDP FLIP CHIP FOCAL DIGITAL COMPUTER LAB UNIBUS Contents Contents (cont.) Page Page APPENDIX A GENERAL MAINTENANCE APPENDIX E PRODUcr CODE FOR SOFTWARE PRODUcrS A.1 SCOPE A-I E.l INTRODUCTION E-1 A.2 TEST EQUIPMENT AND TOOLS A-I E.2 COMPUTER SERIES - [XX] -xxxx-xx E-1 A.3 INSTALLATION OF ECO's A-I E.3 PRODUCT IDENTIFICATION - XX-[XXXX]-XX E-1 A.4 MODULE IDENTIFICATION AND LAYOUT A-I E.3.1 Major Category E-1 A.5 MODULE COMPONENT IDENTIFICATION A-2 E.3.2 Minor Category E-2 A.6 UNIBUS CONNECTIONS A-2 E.3.3 Option Category E-2 A.7 MULTIPLE BOX SYSTEMS A-2 E.3.4 Revision Category E-3 A.8 POWER CONTROL A-2 E.3.5 Minor Category E-3 A.9 SYSTEM UNIT REMOV AL/INSTALLATION A-2 E.3.6 Unique Designation Category E-3 A.10 MAINTENANCE TIPS A-3 E.4 DISTRIBUTION METHOD - XX-XXXX-[XX] E-3 A.10.1 Diagnostic Programs A-3 E.5 SPECIAL CLASSIFICATION E-3 A.10.2 KM 11 Maintenance Set A-3 E.6 TYPICAL EXAMPLE E-3 A.lO.3 Observation of Service Major State Operation A-3 APPENDIX F PDP-II GLOSSARY F-1 APPENDIXB LOGIC SYMBOLOGY APPENDIX G PDP-II STANDARD ABBREVIATIONS G-l B.l GENERAL B-1 B.2 LOGIC SYMBOLS B-1 B.2.1 State Indicator B-1 B.2.1.1 State Indicator Absent B-1 B.2.1.2 State Indicator Present B-1 B.2.2 Table of Combinations B-2 Illustrations B.2.3 Flip-Flop B-2 B.2.4 One-Shot Functions B-2 B.2.5 One-Shot Delays B-3 B.2.6 Schmitt Trigger B-4 B.2.7 Amplifier B-4 Figure No.
    [Show full text]
  • What Is ISA? Stack Accumulator General-Purpose Registers
    What Is ISA? Instruction set architecture is the structure of a computer that a machine language Lecture 3: Instruction Set programmer (or a compiler) must understand Architecture to write a correct (timing independent) program for that machine. ISA types, register usage, memory For IBM System/360, 1964 addressing, endian and alignment, quantitative evaluation Class ISA types: Stack, Accumulator, and General-purpose register ISA is mature and stable Why do we study it? 1 2 Stack Accumulator The accumulator provides an Implicit operands on stack implicit input, and is the Ex. C = A + B implicit place to store the Push A result. Push B Ex. C = A + B Add Load R1, A Pop C Add R3, R1, B Good code density; used in Store R3, c 60’s-70’s; now in Java VM Used before 1980 3 4 General-purpose Registers Variants of GRP Architecture General-purpose registers are preferred by Number of operands in ALU instructions: two or compilers three Reduce memory traffic Add R1, R2, R3 Add R1, R2 Improve program speed Maximal number of operands in ALU instructions: Improve code density Usage of general-purpose registers zero, one, two, or three Load R1, A Load R1, A Holding temporal variables in expression evaluation Passing parameters Load R2, B Add R3, R1, B Holding variables Add R3, R1, R2 GPR and RISC and CISC Three popular combinations RISC ISA is extensively used for desktop, server, and register-register (load-store): 0 memory, 3 operands embedded: MIPS, PowerPC, UltraSPARC, ARM, MIPS16, register-memory: 1 memory, 2 operands Thumb memory-memory: 2 memories, 2 operands; or 3 memories, 3 CISC: IBM 360/370, an VAX, Intel 80x86 operands 5 6 1 Register-memory Register-register (Load-store) There is no implicit operand Both operands are registers One input operand is Values in memory must be register, and one in memory loaded into a register and Ex.
    [Show full text]
  • X86 Instruction Set 4.2 Why Learn Assembly
    4.1 CS356 Unit 4 Intro to x86 Instruction Set 4.2 Why Learn Assembly • To understand something of the limitation of the HW we are running on • Helpful to understand performance • To utilize certain HW options that high-level languages don't allow (e.g. operating systems, utilizing special HW features, etc.) • To understand possible security vulnerabilities or exploits • Can help debugging 4.3 Compilation Process CS:APP 3.2.2 void abs(int x, int* res) • Demo of assembler { if(x < 0) *res = -x; – $ g++ -Og -c -S file1.cpp else *res = x; • Demo of hexdump } Original Code – $ g++ -Og -c file1.cpp – $ hexdump -C file1.o | more Disassembly of section .text: 0000000000000000 <_Z3absiPi>: 0: 85 ff test %edi,%edi 2: 79 05 jns 9 <_Z3absiPi+0x9> • Demo of 4: f7 df neg %edi 6: 89 3e mov %edi,(%rsi) 8: c3 retq objdump/disassembler 9: 89 3e mov %edi,(%rsi) b: c3 retq – $ g++ -Og -c file1.cpp Compiler Output – $ objdump -d file1.o (Machine code & Assembly) Notice how each instruction is turned into binary (shown in hex) 4.4 Where Does It Live • Match (1-Processor / 2-Memory / 3-Disk Drive) where each item resides: – Source Code (.c/.java) = 3 – Running Program Code = 2 – Global Variables = 2 – Compiled Executable (Before It Executes) = 3 – Current Instruction Being Executed = 1 – Local Variables = 2 (1) Processor (2) Memory (3) Disk Drive 4.5 BASIC COMPUTER ORGANIZATION 4.6 Processor • Performs the same 3-step process over and over again – Fetch an instruction from Processor Arithmetic 3 Add the memory Circuitry specified values Decode 2 It’s an ADD – Decode the instruction Circuitry • Is it an ADD, SUB, etc.? 1 Fetch – Execute the instruction Instruction System Bus • Perform the specified operation • This process is known as the ADD SUB Instruction Cycle CMP Memory 4.7 Processor CS:APP 1.4 • 3 Primary Components inside a processor – ALU – Registers – Control Circuitry • Connects to memory and I/O via address, data, and control buses (bus = group of wires) Bus Processor Memory PC/IP 0 Addr Control 0 op.
    [Show full text]
  • Instruction Sets
    Instruction Sets • what is an instruction set? • what is a good instruction set? • the forces that shape instruction sets • aspects of instruction sets • instruction set examples • RISC vs. CISC © 2006 by Lebeck Sorin, Roth, ECE 252 / CPS 220 Lecture Notes 1 Hill, Wood, Sohi, Smith, Instruction Sets Vijaykumar, Lipasti Readings Hennessy and Patterson • chapter 2 © 2006 by Lebeck Sorin, Roth, ECE 252 / CPS 220 Lecture Notes 2 Hill, Wood, Sohi, Smith, Instruction Sets Vijaykumar, Lipasti Instruction Sets “Instruction set architecture is the structure of a computer that a machine language programmer (or a compiler) must understand to write a correct (timing independent) program for that machine” –IBM introducing 360 (1964) an instruction set specifies a processor’s functionality • what operations it supports • what storage mechanisms it has & how they are accessed • how the programmer/compiler communicates programs to processor instruction set architecture (ISA): “architecture” part of this course • the rest is micro-architecture © 2006 by Lebeck Sorin, Roth, ECE 252 / CPS 220 Lecture Notes 3 Hill, Wood, Sohi, Smith, Instruction Sets Vijaykumar, Lipasti What Makes a Good Instruction Set? implementability • supports a (performance/cost) range of implementations • implies support for high performance implementations programmability • easy to express programs (for human and/or compiler) backward/forward compatibility • implementability & programmability across generations • e.g., x86 generations: 8086, 286, 386, 486, Pentium, Pentium II, Pentium
    [Show full text]
  • A New Architecture for Mini-Computers -- the DEC PDP-11
    Reprinted from - AFIPS - Conference Proceedings, Volume 36 Copyright @ by AFlPS Press Montvale, New Jersey 07645 A new architecture for mini-computers- The DEC PDP-11 by G. BELL,* R. CADY, H. McFARLAND, B. DELAGI, J. O’LAUGHLINandR. NOONAN l?i&l Equipment Corporation Maynard, Massachusetts and W. WULF Carnegit+Mellon University Pittsburgh, Fcriiisylvnnia INTRODUCTION tion is not surprising since the basic architectural concepts for current mini-computers were formed in The mini-computer** has a wide variety of uses: com- the early 1960’s. First, the design was constrained by munications controller; instrument controller; large- cost, resulting in rather simple processor logic and system pre-processor ; real-time data acquisition register configurations. Second, application experience systems . .; desk calculator. Historically, Digital was not available. For example, the early constraints Equipment Corporation’s PDP-8 Family, with 6,000 often created computing designs with what we now installations has been the archetype of these mini- consider weaknesses : computers. In some applications current mini-computers have 1. limited addressing capability, particularly of limitations. These limitations show up when the scope larger core sizes of their initial task is increased (e.g., using a higher 2. few registers, general registers, accumulators, level language, or processing more variables). Increasing index registers, base registers the scope of the task generally requires the use of 3. no hardware stack facilities more comprehensive executives and system control 4. limited priority interrupt structures, and thus programs, hence larger memories and more processing. slow context switching among multiple programs This larger system tends to be at the limit of current (tasks) mini-computer capability, thus the user receives 5.
    [Show full text]
  • (ISA) Evolution of Instruction Sets Instructions
    Computer Architecture’s Appendix B Changing Definition • 1950s to 1960s: Computer Architecture Course = Computer Arithmetic • 1970s to mid 1980s: Instruction Set Principles Computer Architecture Course = Instruction Set and Examples Design, especially ISA appropriate for compilers • 1990s: Computer Architecture Course = Design of CPU, memory system, I/O system, Multiprocessors 1 2 Instruction Set Architecture Evolution of Instruction Sets (ISA) Single Accumulator (EDSAC 1950) Accumulator + Index Registers (Manchester Mark I, IBM 700 series 1953) software Separation of Programming Model from Implementation instruction set High-level Language Based Concept of a Family (B5000 1963) (IBM 360 1964) General Purpose Register Machines hardware Complex Instruction Sets Load/Store Architecture (Vax, Intel 432 1977-80) (CDC 6600, Cray 1 1963-76) RISC (Mips,Sparc,HP-PA,IBM RS6000,PowerPC . .1987) 3 4 LIW/”EPIC”? (IA-64. .1999) Instructions Can Be Divided into Classifying ISAs 3 Classes (I) Accumulator (before 1960): • Data movement instructions 1 address add A acc <− acc + mem[A] – Move data from a memory location or register to another Stack (1960s to 1970s): memory location or register without changing its form 0 address add tos <− tos + next – Load—source is memory and destination is register – Store—source is register and destination is memory Memory-Memory (1970s to 1980s): 2 address add A, B mem[A] <− mem[A] + mem[B] • Arithmetic and logic (ALU) instructions 3 address add A, B, C mem[A] <− mem[B] + mem[C] – Change the form of one or more operands to produce a result stored in another location Register-Memory (1970s to present): 2 address add R1, A R1 <− R1 + mem[A] – Add, Sub, Shift, etc.
    [Show full text]
  • Memory Buffer Register (MBR)
    William Stallings Computer Organization and Architecture 10 th Edition Edited by Dr. George Lazik Chapter 1 + Basic Concepts and Computer Evolution © 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved. Computer Architecture Computer Organization •Attributes of a system •Instruction set, number of visible to the bits used to represent programmer various data types, I/O •Have a direct impact on mechanisms, techniques the logical execution of a for addressing memory program Architectural Computer attributes Architecture include: Organizational Computer attributes Organization include: •Hardware details •The operational units and transparent to the their interconnections programmer, control that realize the signals, interfaces architectural between the computer specifications and peripherals, memory technology used © 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved. + IBM System 370 Architecture IBM System/370 architecture Was introduced in 1970 Included a number of models Could upgrade to a more expensive, faster model without having to abandon original software New models are introduced with improved technology, but retain the same architecture so that the customer’s software investment is protected Architecture has survived to this day as the architecture of IBM’s mainframe product line © 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved. + Structure and Function Hierarchical system Structure Set of interrelated The way in which subsystems components relate to each other Hierarchical nature of complex systems is essential to both Function their design and their description The operation of individual components as part of the Designer need only deal with structure a particular level of the system at a time Concerned with structure and function at each level © 2016 Pearson Education, Inc., Hoboken, NJ.
    [Show full text]
  • Leros the Return of the Accumulator Machine
    Downloaded from orbit.dtu.dk on: Sep 26, 2021 Leros The return of the accumulator machine Schoeberl, Martin; Petersen, Morten Borup Published in: Architecture of Computing Systems - ARCS 2019 - 32nd International Conference, Proceedings Link to article, DOI: 10.1007/978-3-030-18656-2_9 Publication date: 2019 Document Version Peer reviewed version Link back to DTU Orbit Citation (APA): Schoeberl, M., & Petersen, M. B. (2019). Leros: The return of the accumulator machine. In M. Schoeberl, T. Pionteck, S. Uhrig, J. Brehm, & C. Hochberger (Eds.), Architecture of Computing Systems - ARCS 2019 - 32nd International Conference, Proceedings (pp. 115-127). Springer. Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) Vol. 11479 LNCS https://doi.org/10.1007/978-3-030-18656-2_9 General rights Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights. Users may download and print one copy of any publication from the public portal for the purpose of private study or research. You may not further distribute the material or use it for any profit-making activity or commercial gain You may freely distribute the URL identifying the publication in the public portal If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim. Leros: the Return of the Accumulator Machine Martin Schoeberl1 and Morten Borup Petersen1 Department of Applied Mathematics and Computer Science Technical University of Denmark, Kgs.
    [Show full text]