DOCSLIB.ORG

Esxi Performance Principles DOAG Edition

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Esxi Performance Principles DOAG Edition ESXi Performance Principles DOAG Edition Valentin Bondzio Sr. Staff TSE / GSS Premier Services 2020-01-23 DOAG 2020 │ ©2020 VMware, Inc. Brief Intro DOAG 2020 NOON2NOON │ ©2020 VMware, Inc. 2 Brief Intro @VMware since 2009 Global Support Services / Premier Services Focus on Resource Management, Performance and Windows Internals Originally from Berlin, living in Ireland since 2007 And most importantly … DOAG 2020 NOON2NOON │ ©2020 VMware, Inc. 3 Brief Intro Not an Oracle expert ! DOAG 2020 NOON2NOON │ ©2020 VMware, Inc. 4 Brief Intro Not an Oracle expert ! DOAG 2020 NOON2NOON │ ©2020 VMware, Inc. 5 Agenda CPU Scheduling and Usage Accounting The “basics” “Power Management” The Good, the Better and the Ugly ESXi Memory Management More “basics” Local resource distribution What else is running on ESXi CPU Topology Abstraction CPU Socket != NUMA node DOAG 2020 NOON2NOON │ ©2020 VMware, Inc. 6 Agenda CPU Scheduling and Usage Accounting The “basics” “Power Management” The Good, the Better and the Ugly ESXi Memory Management More “basics” Local resource distribution +I/O stuff What else is running on ESXi CPU Topology Abstraction CPU Socket != NUMA node DOAG 2020 NOON2NOON │ ©2020 VMware, Inc. 7 Agenda CPU Scheduling and Usage Accounting The “basics” “Power Management” The Good, the Better and the Ugly ESXi Memory Management More “basics” Local resource distribution +I/O stuff What else is running on ESXi +vMotion CPU Topology Abstraction CPU Socket != NUMA node DOAG 2020 NOON2NOON │ ©2020 VMware, Inc. 8 Agenda CPU Scheduling and Usage Accounting The “basics” “Power Management” The Good, the Better and the Ugly ESXi Memory Management More “basics” Local resource distribution +I/O stuff What else is running on ESXi +vMotion CPU Topology Abstraction CPU Socket != NUMA node +Backup DOAG 2020 NOON2NOON │ ©2020 VMware, Inc. 9 CPU Scheduler Overview Resource guarantees and weighting (shares) on a per VM or “Resource Pool” level DOAG 2020 NOON2NOON │ ©2020 VMware, Inc. 10 CPU Scheduler Overview What does the scheduler do? Dispatch VMs (its “worlds”) to honor CPU settings (Local) vCPU vCPU vCPU HT / Core vCPU vCPU vCPU DOAG 2020 NOON2NOON │ ©2020 VMware, Inc. 11 CPU Scheduler Overview What does the scheduler do? Dispatch VMs (its “worlds”) to honor CPU settings (Local) • For fairness: select VM with the least (consumed CPU time / fair share) vCPU vCPU vCPU HT / Core vCPU vCPU vCPU DOAG 2020 NOON2NOON │ ©2020 VMware, Inc. 12 CPU Scheduler Overview What does the scheduler do? Dispatch VMs (its “worlds”) to honor CPU settings (Local) • For fairness: select VM with the least (consumed CPU time / fair share) • For priority: run latency-sensitive VM (high) before anyone else vCPU vCPU vCPU vCPU HT / Core IO vCPU vCPU vCPU DOAG 2020 NOON2NOON │ ©2020 VMware, Inc. 13 CPU Scheduler Overview What does the scheduler do? Place the worlds / threads on physical CPUs (Global) HT 0 HT 0 HT 0 HT 0 HT 0 HT 0 HT 0 HT 0 HT 1 HT 1 HT 1 HT 1 HT 1 HT 1 HT 1 HT 1 Core Core Core Core Core Core Core Core LLC LLC DOAG 2020 NOON2NOON │ ©2020 VMware, Inc. 14 CPU Scheduler Overview What does the scheduler do? Place the worlds / threads on physical CPUs (Global) HT 0 HT 0 HT 0 HT 0 HT 0 HT 0 HT 0 HT 0 HT 1 HT 1 HT 1 HT 1 HT 1 HT 1 HT 1 HT 1 Core Core Core Core Core Core Core Core LLC LLC VM VM VM VM • To balance load across physical execution contexts (PCPUs) DOAG 2020 NOON2NOON │ ©2020 VMware, Inc. 15 CPU Scheduler Overview What does the scheduler do? Place the worlds / threads on physical CPUs (Global) HT 0 HT 0 HT 0 HT 0 HT 0 HT 0 HT 0 HT 0 HT 1 HT 1 HT 1 HT 1 HT 1 HT 1 HT 1 HT 1 Core Core Core Core Core Core Core Core LLC LLC VM VM VM VM • To balance load across physical execution contexts (PCPUs) • To preserve cache state, minimize migration cost DOAG 2020 NOON2NOON │ ©2020 VMware, Inc. 16 CPU Scheduler Overview What does the scheduler do? Place the worlds / threads on physical CPUs (Global) HT 0 HT 0 HT 0 HT 0 HT 0 HT 0 HT 0 HT 0 HT 1 HT 1 HT 1 HT 1 HT 1 HT 1 HT 1 HT 1 Core Core Core Core Core Core Core Core LLC LLC VM VM VM VM VM • To balance load across physical execution contexts (PCPUs) • To preserve cache state, minimize migration cost • To avoid contention from hardware (HT, LLC, etc.) and sibling vCPUs (from the same VM) DOAG 2020 NOON2NOON │ ©2020 VMware, Inc. 17 CPU Scheduler Overview What does the scheduler do? Place the worlds / threads on physical CPUs (Global) HT 0 HT 0 HT 0 HT 0 HT 0 HT 0 HT 0 HT 0 HT 1 HT 1 HT 1 HT 1 HT 1 HT 1 HT 1 HT 1 Core Core Core Core Core Core Core Core LLC LLC VM VM VM VM VM VM VM • To balance load across physical execution contexts (PCPUs) • To preserve cache state, minimize migration cost • To avoid contention from hardware (HT, LLC, etc.) and sibling vCPUs (from the same VM) • To keep VMs or threads that have frequent communications close to each other DOAG 2020 NOON2NOON │ ©2020 VMware, Inc. 18 CPU Scheduler Overview How does that look? 10:10:29am up 2 days 48 min, 674 worlds, 1 VMs, 2 vCPUs; CPU load average: 0.02, 0.01, 0.01 PCPU USED(%): 0.3 0.1 0.0 0.3 0.2 0.1 0.0 0.0 0.0 0.2 50 50 4.1 0.1 0.1 0.0 0.0 0.0 0.1 0.0 0.0 0.1 0.0 0.0 AVG: 4.4 PCPU UTIL(%): 0.5 0.1 0.1 0.6 0.2 0.2 0.0 0.2 0.0 0.3 100 100 4.2 0.2 0.1 0.1 0.0 0.0 0.1 0.0 0.0 0.2 0.1 0.1 AVG: 8.6 CORE UTIL(%): 0.6 0.7 0.4 0.9 0.3 100 4.3 0.2 0.0 0.1 0.4 0.7 AVG: 9.1 ID GID NAME NWLD %USED %RUN %SYS %WAIT %VMWAIT %RDY %IDLE %OVRLP 96337 148153 vmx 1 0.02 0.01 0.02 61.82 - 37.86 0.00 0.00 96339 148153 NetWorld-VM-96338 1 0.00 0.00 0.00 99.68 - 0.00 0.00 0.00 96340 148153 NUMASchedRemapEpochInitial 1 0.00 0.00 0.00 99.68 - 0.00 0.00 0.00 96341 148153 vmast.96338 1 0.03 0.05 0.00 99.63 - 0.00 0.00 0.00 96343 148153 vmx-vthread-6 1 0.00 0.00 0.00 99.68 - 0.00 0.00 0.00 96344 148153 vmx-mks:Debian86 1 0.00 0.00 0.00 61.55 - 38.13 0.00 0.00 96345 148153 vmx-svga:Debian86 1 0.00 0.00 0.00 99.68 - 0.00 0.00 0.00 96346 148153 vmx-vcpu-0:Debian86 1 62.35 99.68 0.00 0.00 0.00 0.00 0.00 0.05 96348 148153 vmx-vcpu-1:Debian86 1 62.36 99.67 0.00 0.00 0.00 0.01 0.00 0.05 96347 148153 PVSCSI-96338:0 1 0.00 0.00 0.00 99.68 - 0.00 0.00 0.00 96350 148153 vmx-vthread-7:Debian86 1 0.00 0.00 0.00 99.68 - 0.00 0.00 0.00 DOAG 2020 NOON2NOON │ ©2020 VMware, Inc. 19 CPU Scheduler Overview How does that look? 10:10:29am up 2 days 48 min, 674 worlds, 1 VMs, 2 vCPUs; CPU load average: 0.02, 0.01, 0.01 PCPU USED(%): 0.3 0.1 0.0 0.3 0.2 0.1 0.0 0.0 0.0 0.2 50 50 4.1 0.1 0.1 0.0 0.0 0.0 0.1 0.0 0.0 0.1 0.0 0.0 AVG: 4.4 PCPU UTIL(%): 0.5 0.1 0.1 0.6 0.2 0.2 0.0 0.2 0.0 0.3 100 100 4.2 0.2 0.1 0.1 0.0 0.0 0.1 0.0 0.0 0.2 0.1 0.1 AVG: 8.6 CORE UTIL(%): 0.6 0.7 0.4 0.9 0.3 100 4.3 0.2 0.0 0.1 0.4 0.7 AVG: 9.1 ID GID NAME NWLD %USED %RUN %SYS %WAIT %VMWAIT %RDY %IDLE %OVRLP 96337 148153 vmx 1 0.02 0.01 0.02 61.82 - 37.86 0.00 0.00 96339 148153 NetWorld-VM-96338 1 0.00 0.00 0.00 99.68 - 0.00 0.00 0.00 96340 148153 NUMASchedRemapEpochInitial 1 0.00 0.00 0.00 99.68 - 0.00 0.00 0.00 96341 148153 vmast.96338 1 0.03 0.05 0.00 99.63 - 0.00 0.00 0.00 96343 148153 vmx-vthread-6 1 0.00 0.00 0.00 99.68 - 0.00 0.00 0.00 96344 148153 vmx-mks:Debian86 1 0.00 0.00 0.00 61.55 - 38.13 0.00 0.00 96345 148153 vmx-svga:Debian86 1 0.00 0.00 0.00 99.68 - 0.00 0.00 0.00 96346 148153 vmx-vcpu-0:Debian86 1 62.35 99.68 0.00 0.00 0.00 0.00 0.00 0.05 96348 148153 vmx-vcpu-1:Debian86 1 62.36 99.67 0.00 0.00 0.00 0.01 0.00 0.05 96347 148153 PVSCSI-96338:0 1 0.00 0.00 0.00 99.68 - 0.00 0.00 0.00 96350 148153 vmx-vthread-7:Debian86 1 0.00 0.00 0.00 99.68 - 0.00 0.00 0.00 DOAG 2020 NOON2NOON │ ©2020 VMware, Inc.
Load more

Recommended publications
  • Fact Sheet: the Next Generation of Computing Has Arrived
    News Fact Sheet The Next Generation of Computing Has Arrived: Performance to Power Amazing Experiences The new 5th Generation Intel® Core™ processor family is Intel’s latest wave of 14nm processors, delivering improved system and graphics performance, more natural and immersive user experiences, and enabling longer battery life compared to previous generations. The release of the 5th Generation Intel Core technology includes 14 new processors for consumers and businesses, including 10 new 15W processors with Intel® HD Graphics and four new 28W products with Intel® Iris™ Graphics. The 5th Generation Intel Core processor is purpose-built for the next generation of compute devices offering a thinner, lighter and more efficient experience across diverse form factors, including traditional notebooks, 2 in 1s, Ultrabooks™, Chromebooks, all-in-one desktop PCs and mini PCs. With the 5th Generation Intel Core processor availability, the “Broadwell” microarchitecture is expected to be the fastest mobile transition in company history to offer consumers a broad selection and availability of devices. Intel also started shipping its next generation 14nm processor for tablets, codenamed “Cherry Trail”, to device manufacturers. The new system on a chip (SoC) offers 64-bit computing, improved graphics with Intel® Generation 8-LP graphics, great performance and battery life for mainstream tablets. The platform offers world-class modem capabilities with LTE-Advanced on Intel® XMM™ 726x platform, which supports Cat-6 speeds and carrier aggregation. Customers will introduce new products based on this platform starting in the first half of this year. Key benefits of the 5th Generation Intel Core family and the next-generation 14nm processor for tablets include: Powerful Performance.
    [Show full text]
  • 1 Intel CEO Remarks Pat Gelsinger Q2'21 Earnings Webcast July 22
    Intel CEO Remarks Pat Gelsinger Q2’21 Earnings Webcast July 22, 2021 Good afternoon, everyone. Thanks for joining our second-quarter earnings call. It’s a thrilling time for both the semiconductor industry and for Intel. We're seeing unprecedented demand as the digitization of everything is accelerated by the superpowers of AI, pervasive connectivity, cloud-to-edge infrastructure and increasingly ubiquitous compute. Our depth and breadth of software, silicon and platforms, and packaging and process, combined with our at-scale manufacturing, uniquely positions Intel to capitalize on this vast growth opportunity. Our Q2 results, which exceeded our top and bottom line expectations, reflect the strength of the industry, the demand for our products, as well as the superb execution of our factory network. As I’ve said before, we are only in the early innings of what is likely to be a decade of sustained growth across the industry. Our momentum is building as once again we beat expectations and raise our full-year revenue and EPS guidance. Since laying out our IDM 2.0 strategy in March, we feel increasingly confident that we're moving the company forward toward our goal of delivering leadership products in every category in which we compete. While we have work to do, we are making strides to renew our execution machine: 7nm is progressing very well. We’ve launched new innovative products, established Intel Foundry Services, and made operational and organizational changes to lay the foundation needed to win in the next phase of our company’s great history. Here at Intel, we’re proud of our past, pragmatic about the work ahead, but, most importantly, confident in our future.
    [Show full text]
  • INTEL CORPORATION (Exact Name of Registrant As Specified in Its Charter) Delaware 94-1672743 State Or Other Jurisdiction of (I.R.S
    UNITED STATES SECURITIES AND EXCHANGE COMMISSION Washington, D.C. 20549 FORM 10-K (Mark One) x ANNUAL REPORT PURSUANT TO SECTION 13 OR 15(d) OF THE SECURITIES EXCHANGE ACT OF 1934 For the fiscal year ended December 31, 2016. or ¨ TRANSITION REPORT PURSUANT TO SECTION 13 OR 15(d) OF THE SECURITIES EXCHANGE ACT OF 1934 For the transition period from to . Commission File Number 000-06217 INTEL CORPORATION (Exact name of registrant as specified in its charter) Delaware 94-1672743 State or other jurisdiction of (I.R.S. Employer incorporation or organization Identification No.) 2200 Mission College Boulevard, Santa Clara, California 95054-1549 (Address of principal executive offices) (Zip Code) Registrant’s telephone number, including area code (408) 765-8080 Securities registered pursuant to Section 12(b) of the Act: Title of each class Name of each exchange on which registered Common stock, $0.001 par value The NASDAQ Global Select Market* Securities registered pursuant to Section 12(g) of the Act: None Indicate by check mark if the registrant is a well-known seasoned issuer, as defined in Rule 405 of the Securities Act. Yes x No ¨ Indicate by check mark if the registrant is not required to file reports pursuant to Section 13 or Section 15(d) of the Act. Yes ¨ No x Indicate by check mark whether the registrant (1) has filed all reports required to be filed by Section 13 or 15(d) of the Securities Exchange Act of 1934 during the preceding 12 months (or for such shorter period that the registrant was required to file such reports), and (2) has been subject to such filing requirements for the past 90 days.
    [Show full text]
  • Intel 2019 Year Book
    YEARBOOK 2019 POWERING THE FUTURE Our 2019 yearbook invites you to look back and reflect on a memorable year for Intel. TABLE OF CONTENTS 2019 kicked off with the announcement of our new p4 New CEO. Evolving culture. Expanded ambitions. chief executive, Bob Swan. It was followed by a stream of notable news: product announcements, technology p6 More data. More storage. More processing. breakthroughs, new customers and partnerships, p10 Innovation for the PC user experience and important moves to evolve Intel’s culture as the company entered its sixth decade. p12 Self-driving cars hit the road p2 p16 AI unlocks the power of data It’s a privilege to tell the Intel story in all its complexity and humanity. Looking through these pages, the p18 Helping customers push boundaries breadth and depth of what we’ve achieved in 12 p22 More supply to meet strong demand months is substantial, as is the strong foundation we’ve built for even greater impact in the future. p26 Next-gen hardware and software to unlock it p28 Tech’s future: Inventing and investing I hope you enjoy this colorful look at what’s possible when more than 100,000 individuals from every p32 Reinforcing the nature of Moore’s Law corner of the globe unite to change the world – p34 Building for the smarter future through technologies that make a positive difference to our customers, to society, and to people’s lives. — Claire Dixon, Chief Communications Officer NEW CEO. EVOLVING CULTURE. EXPANDED AMBITIONS. 2019 was an important year in Intel’s transformation, with a new chief executive officer, ambitious business priorities, an aspirational culture evolution, and a farewell to Focal.
    [Show full text]
  • Improved Quantification of CSF Bilirubin in the Presence of Hemoglobin Using Least Squares Curve-Fitting
    2011 Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC 2011) Boston, Massachusetts, USA 30 August – 3 September 2011 Pages 1-396 IEEE Catalog Number: CFP11EMB-PRT ISBN: 978-1-4244-4121-1 1/17 Program in Chronological Order * Author Name – Corresponding Author ● * Following Paper Title – Paper not Available Tuesday, 30 August 2011 TuP01: 15:15-16:45 America Ballroom Westin 3.1.13 Advances in Optical and Photonic Sensors and Systems (Poster Session) 15:15-16:45 TuP01.1 Improved Quantification of CSF Bilirubin in the Presence of Hemoglobin Using Least Squares Curve-Fitting ......... 1-4 Butler, Josh (Univ. of Cincinnati); Booher, Blaine (Xanthostat Diagnostics Inc.); Bowman, Peggy (Univ. of Cincinnati); Clark, Joseph F (Univ. of Cincinnati); Beyette, Fred R* (Univ. of Cincinnati) 15:15-16:45 TuP01.2 CMOS Direct Time Interval Measurement of Long-Lived Luminescence Lifetimes .................................................. 5-9 Yao, Lei (Inst. of Microelectronics, Singapore); Yung, Ka Yi (Univ. at Buffalo); Cheung, Maurice (McGill Univ.); Chodavarapu, Vamsy* (McGill Univ.); Bright, Frank (Univ. at Buffalo) 15:15-16:45 TuP01.3 CMOS Integrated Avalanche Photodiodes and Frequency-Mixing Optical Sensor Front End for Portable NIR Spectroscopy Instruments ........................................................................................... 10-13 Yun, Ruida (Tufts Univ.); Sthalekar, Chirag* (Tufts Univ.); Joyner, Valencia (Tufts Univ.) 15:15-16:45 TuP01.4 Inclusion Mechanical Property Estimation Using Tactile Images, Finite Element Method, and Artificial Neural Network ...................................................................................................................................... 14-17 Lee, Jong-Ha (Temple Univ.); Won, Chang-Hee* (Temple Univ.) 15:15-16:45 TuP01.5 Development of an Optoelectronic Sensor for the Investigation of Photoplethysmographic Signals from the Anterior Fontanel of the Newborn ................................................................................................
    [Show full text]
  • DARC: Design and Evaluation of an I/O Controller for Data Protection
    DARC: Design and Evaluation of an I/O Controller for Data Protection ∗ ∗ Markos Fountoulakis , Manolis Marazakis, Michail D. Flouris, and Angelos Bilas Institute of Computer Science (ICS) Foundation for Research and Technology - Hellas (FORTH) N. Plastira 100, Vassilika Vouton, Heraklion, GR-70013, Greece {mfundul,maraz,flouris,bilas}@ics.forth.gr ABSTRACT tualization, versioning, data protection, error detection, I/O Lately, with increasing disk capacities, there is increased performance concern about protection from data errors, beyond masking of device failures. In this paper, we present a prototype I/O 1. INTRODUCTION stack for storage controllers that encompasses two data pro- tection features: (a) persistent checksums to protect data at- In the last three decades there has been a dramatic in- rest from silent errors and (b) block-level versioning to allow crease of storage density in magnetic and optical media, protection from user errors. Although these techniques have which has led to significantly lower cost per capacity unit. been previously used either at the device level (checksums) Today, most I/O stacks already encompass RAID features or at the host (versioning), in this work we implement these for protecting from device failures. However, recent stud- features in the storage controller, which allows us to use ies of large magnetic disk populations indicate that there any type of storage devices as well as any type of host I/O is also a significant failure rate of hardware and software stack. The main challenge in our approach is to deal with components in the I/O path, many of which are silent until persistent metadata in the controller I/O path.
    [Show full text]
  • Everything Matters
    Everything intel.com/go/responsibility Matters Global Citizenship Report 2003 Contents Executive Summary 3 Everything Adds Up Corporate Performance 4 Organizational Profile 6 Everywhere Matters 8 Stakeholder Relationships 10 Performance Summary 11 Goals & Targets 12 Ethics & Compliance 13 Economic Performance Environment, Health & Safety 14 Every Effort Contributes 16 Performance Indicators 18 Inspections & Compliance 19 Workplace Health & Safety 20 Environmental Footprint 22 Product Ecology 23 EHS Around the World Social Programs & Performance 24 Everyone Counts 26 Workplace Environment 31 Everyone Has a Say 32 Diversity 34 Education 36 Technology in the Community 37 Contributing to the Community 38 External Recognition 39 Intel: 35 Years of Innovation GRI Content Table Section # GRI Section Intel Report Reference Page # 1.1 Vision & Strategy Executive Summary 3 1.2 CEO Statement Executive Summary 3 2.1– 2.9 Organizational Profile Organizational Profile, Stakeholder Relationships 4–9 2.10– 2.16 Report Scope Report Scope & Profile 2 2.17– 2.22 Report Profile Report Scope & Profile 2 3.1– 3.8 Structure & Governance Ethics & Compliance 12 3.9– 3.12 Stakeholder Engagement Stakeholder Relationships 8–9 3.13– 3.20 Overarching Policies & Management Systems Ethics & Compliance, For More Information 12, 40 4.1 GRI Content Index GRI Content Table 2 Performance Summary 2003 Performance, 2004 Goals & Targets 10–11 5.0 Economic Performance Indicators Economic Performance 13 5.0 Environmental Performance Indicators Environment, Health & Safety 14– 23 5.0 Social Performance Indicators Social Programs & Performance 24–37 Report Scope and Profile: This report, addressing Intel’s worldwide operations, was published in May 2004. The report contains data from 2001 through 2003.
    [Show full text]
  • Logsafe: Secure and Scalable Data Logger for Iot Devices
    University of Pennsylvania ScholarlyCommons Departmental Papers (CIS) Department of Computer & Information Science 4-2018 LogSafe: Secure and Scalable Data Logger for IoT Devices Hung Nguyen University of Pennsylvania, [email protected] Radoslav Ivanov University of Pennsylvania, [email protected] Linh T.X. Phan University of Pennsylvania, [email protected] Oleg Sokolsky University of Pennsylvania, [email protected] James Weimer University of Pennsylvania, [email protected] See next page for additional authors Follow this and additional works at: https://repository.upenn.edu/cis_papers Part of the Computer Engineering Commons, and the Computer Sciences Commons Recommended Citation Hung Nguyen, Radoslav Ivanov, Linh T.X. Phan, Oleg Sokolsky, James Weimer, and Insup Lee, "LogSafe: Secure and Scalable Data Logger for IoT Devices", The 3rd ACM/IEEE International Conference on Internet of Things Design and Implementation (IoTDI 2018) . April 2018. The 3rd ACM/IEEE International Conference on Internet of Things Design and Implementation (IoTDI 2018), Orlando, FL, USA April 17-20, 2018 This paper is posted at ScholarlyCommons. https://repository.upenn.edu/cis_papers/834 For more information, please contact [email protected]. LogSafe: Secure and Scalable Data Logger for IoT Devices Abstract As devices in the Internet of Things (IoT) increase in number and integrate with everyday lives, large amounts of personal information will be generated. With multiple discovered vulnerabilities in current IoT networks, a malicious attacker might be able to get access to and misuse this personal data. Thus, a logger that stores this information securely would make it possible to perform forensic analysis in case of such attacks that target valuable data.
    [Show full text]
  • Semiconductor Industry Merger and Acquisition Activity from an Intellectual Property and Technology Maturity Perspective
    Semiconductor Industry Merger and Acquisition Activity from an Intellectual Property and Technology Maturity Perspective by James T. Pennington B.S. Mechanical Engineering (2011) University of Pittsburgh Submitted to the System Design and Management Program in Partial Fulfillment of the Requirements for the Degree of Master of Science in Engineering and Management at the Massachusetts Institute of Technology September 2020 © 2020 James T. Pennington All rights reserved The author hereby grants to MIT permission to reproduce and to distribute publicly paper and electronic copies of this thesis document in whole or in part in any medium now known or hereafter created. Signature of Author ____________________________________________________________________ System Design and Management Program August 7, 2020 Certified by __________________________________________________________________________ Bruce G. Cameron Thesis Supervisor System Architecture Group Director in System Design and Management Accepted by __________________________________________________________________________ Joan Rubin Executive Director, System Design & Management Program THIS PAGE INTENTIALLY LEFT BLANK 2 Semiconductor Industry Merger and Acquisition Activity from an Intellectual Property and Technology Maturity Perspective by James T. Pennington Submitted to the System Design and Management Program on August 7, 2020 in Partial Fulfillment of the Requirements for the Degree of Master of Science in System Design and Management ABSTRACT A major method of acquiring the rights to technology is through the procurement of intellectual property (IP), which allow companies to both extend their technological advantage while denying it to others. Public databases such as the United States Patent and Trademark Office (USPTO) track this exchange of technology rights. Thus, IP can be used as a public measure of value accumulation in the form of technology rights.
    [Show full text]
  • Wen-Mei William Hwu
    Wen-mei William Hwu PERSONAL INFORMATION Office: Home: Coordinated Science Laboratory 2709 Bayhill Drive 1308 West Main Street, Champaign, Illinois, 61822-7988 Urbana, Illinois, 61801-2307 (217) 359-8984 (217) 244-8270 (217) 333-5579 (FAX) Email: [email protected] EDUCATION Ph.D., Computer Science,1987, University of California, Berkeley B.S., Electrical Engineering, 1983, National Taiwan University, Taiwan CURRENT POSITION Professor and Sanders III Advanced Micro Devices, Inc., Endowed Chair, Electrical and Computer Engineering; Research Professor of Coordinated Science Laboratory, University of Illinois, Urbana-Champaign (UIUC). Chief Technology Officer and Co-Founder, MulticoreWare, Sunnnyvale, California, St. Louis, Missouri, Champaign, Illinois, Chennai, India, Chang-Chun and Beijing, China. Chief Scientist, Parallel Computing Institute, University of Illinois at Urbana-Champaign Board Member, Personify, Inc., Champaign, IL PROFESSIONAL EXPERIENCE September 2016 to present Co-Director (with Jinjun Xiong of IBM) of the IBM-Illinois Center for Cognitive Computing Systems Research, funded by IBM at a total of $8M for five years. The center funds a total of 30+ researchers working on hardware, software, and algorithms for building cognitive computing systems for innovative AI applications. June 2010 to present Co-Director (with Mateo Valero) of the PUMPS Summer School in Barcelona jointly offered by UIUC and the Universitat Politècnica de Catalunya. The summer school has been attended by about 100 faculty and graduate students worldwide every year to study the advanced parallel algorithm techniques for manycore computing systems. June 2008 to present Principle Investigator of the UIUC CUDA Center of Excellence, funded by NVIDIA at over $2.0 M in cash and equipment.
    [Show full text]
  • Ushering in a New Era: Argonne National Laboratory & Aurora
    Ushering in a New Era Argonne National Laboratory’s Aurora System April 2015 ANL Selects Intel for World’s Biggest Supercomputer 2-system CORAL award extends IA leadership in extreme scale HPC Aurora Argonne National Laboratory >180PF Trinity NNSA† April ‘15 Cori >40PF NERSC‡ >30PF July ’14 + Theta Argonne National Laboratory April ’14 >8.5PF >$200M ‡ Cray* XC* Series at National Energy Research Scientific Computing Center (NERSC). † Cray XC Series at National Nuclear Security Administration (NNSA). 2 The Most Advanced Supercomputer Ever Built An Intel-led collaboration with ANL and Cray to accelerate discovery & innovation >180 PFLOPS (option to increase up to 450 PF) 18X higher performance† >50,000 nodes Prime Contractor 13MW >6X more energy efficient† 2018 delivery Subcontractor Source: Argonne National Laboratory and Intel. †Comparison of theoretical peak double precision FLOPS and power consumption to ANL’s largest current system, MIRA (10PFs and 4.8MW) 3 Aurora | Science From Day One! Extreme performance for a broad range of compute and data-centric workloads Transportation Biological Science Renewable Energy Training Argonne Training Program on Extreme- Scale Computing Aerodynamics Biofuels / Disease Control Wind Turbine Design / Placement Materials Science Computer Science Public Access Focus Areas Focus US Industry and International Co-array Fortran Batteries / Solar Panels New Programming Models 4 Aurora | Built on a Powerful Foundation Breakthrough technologies that deliver massive benefits Compute Interconnect File System 3rd Generation 2nd Generation Intel® Xeon Phi™ Intel® Omni-Path Intel® Lustre* Architecture Software >17X performance† >20X faster† >3X faster† FLOPS per node >500 TB/s bi-section bandwidth >1 TB/s file system throughput >12X memory bandwidth† >2.5 PB/s aggregate node link >5X capacity† bandwidth >30PB/s aggregate >150TB file system capacity in-package memory bandwidth Integrated Intel® Omni-Path Architecture Processor code name: Knights Hill Source: Argonne National Laboratory and Intel.
    [Show full text]
  • The List of Oral and Poster Presentations with 4-Page Paper
    The list of oral and poster presentations with 4-page paper at 35th Annual International Conference of IEEE Engineering in Medicine and Biology Society in Conjunction with 52nd Annual Conference of Japanese Society for Medical and Biological Engineering The articles listed below can be accessed via IEEE Xplore® as “Engineering in Medicine and Biolo- gy Society (EMBC), Annual International Conference of the IEEE”. Thursday, 4 July 2013 ThA01: 08:00-09:30 Conference Hall (12F) 1.1.1 Nonstationary Processing of Biomedical Signals I (Oral Session) Chair: Yoshida, Hisashi (Kinki Univ.) 08:00-08:15 ThA01.1 Estimation of Dynamic Neural Activity Including Informative Priors into a Kalman Filter Based Ap- proach: A simulation study Martinez-Vargas, Juan David Universidad Nacional de Colombia; Castano-Candamil, Juan Sebastian Universidad Nacional de Colombia; Castellanos-Dominguez, German Universidad Nacional de Colombia 08:15-08:30 ThA01.2 Reconstruction and Analysis of the Pupil Dilation Signal: Application to a Psychophysiological Af- fective Protocol Onorati, Francesco Politecnico di Milano; Barbieri, Riccardo MGH-Harvard Medical School-MIT; Mauri, Maurizio IULM University of Milan; Russo, Vincenzo IULM University of Milan; Mainardi, Luca Politecnico di Milano 08:30-08:45 ThA01.3 Adaptive Sensing of ECG Signals Using R-R Interval Prediction Nakaya, Shogo NEC Corporation; Nakamura, Yuichi NEC Corp. 08:45-09:00 ThA01.4 Real Time Eye Blink Noise Removal from EEG Signals Using Morphological Component Analysis Matiko, Joseph Wambura University of
    [Show full text]