DOCSLIB.ORG

Processor for the Enterprise Lnformation Highway

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Processor for the Enterprise Lnformation Highway The SPARC Technohgt BusinessNewshtter v o I u m e II Number2 v SPARC:The Network Processorfor the Enterpriselnformation Highway As enterprisecomputing moves increasingly towards interna- tionally-deployed local- and wide-areanetvvorks connected Brian Knowles,Director, over the emerging global information highway, Processor Worldwide Sales.& Support technology designedfor a network environment becomes increasinglyvital to corporate productivity and profitability. SPARC@technology has alwaysbeen a network-basedarchitecture, with nearly one million network-basedcomputing workstations and serversinstalled worldwide. Nearly 70 percent of "Information the applications on the Internet, todays prototypical Highway," were developedon Sun@technology, and over one million SPARC processorshave been deployed in a variety of network computing applications. lil/hat is it about SPARCTarchitecture that makes it the best-suitedprocessor technology for network computing? SPARC technology, unlike microprocessorsemployed in personal desktop 1. The Netuorh Processor computing, is designedwith networking hardware built in and networking soffware to match! 2 New SPARCengineB oard.s Servers,routers and hubs basedon SPARC technology are being supplied by a growing number of local- and wide-area networking companies.Solutions basedon the SPARC architecture and 4 MuhiprocessingWt[E Board running the Solarist operating enyironment are the software development platform of choice 5 SPARC uiew among large telecommunications companies,accounting for over 60 percent of the installed base. To meet the demanding high-bandwidth requirements of enterprisecomputing, Sun is already "Best 6 SPARC Roadmap providing advancedSBus cards and systemssolutions such as the following recipients of of Product" awardsat ComNet 1994: . [email protected] and TCP/IP sofrwarefor multimedia communications support . Sun 100 megabit/secondEthernet, which increasesthe throughput of any local-areanetwork by an order of magnitude Moreover, Sunk technological and marketing lead is highlighted by severalindustry firsts, such as the integration of XTL Teleservicesand.multiple heterogeneousplatform Network Management support into SolarisP XTL, for example,is pirticularly well- suited for creating desktop telephony applications, such as automatic dialing and call transfers,answering systems, voice mail, computer faxing and other enterprisecomputing services. SPARC Tecltnologt Bullatin NewSun' privatecustomer premise equipment (CPE), TeleServers,and industrialtest controllers SPARCengine' installedin computer-integratedfactories. Beyond ' . Motherboards offeringperformance levels competitive with Raise Pentiurri'-and PowerPC*-basedboards, the .Pnce/ SPARCTechnology Business has SPARCengine5 offersthe disdnctadvantage of PerformanceBar announcedhigher-performance having hardwareand sofrwarethat is available (XferingsEnhance Sun's Lead and lower-costadditions to its today,and which is much richerin distributed in NetworkComputing industry-leadingSPARCengine@ networkcomputing applications. motherboards-thesame NSC CPU boardsnow poweringSun's new SPARCstation*System 5 SPARGenginePrice and System20. Intendedfor computerOEMs who embedSPARCengine boards into their end 215 products,the uniprocessorSPARCengine 5 and .E o multiprocessorSPARCengine 20 deliverup to E Eto 100 percerithigher performance than current €e 6 o SPARCengineboards. Moreover, STB delivers Z: E this enhancedperformance at lowercost relative to earlierboards. STB hasalso lowered the price 0 SPARCmgine SPARCengine SPARCengine SPARCclasit of the entryJevelSPARCclassic* engine to less 1041/61 10-i0/50 frgtne than $2,000.Combined with other recentSun & Ma1 1992 productannouncements, these SPARCengine W May I99j - May 1D4 boardssolidify Sunt acknowledgedposition as the leadingsupplier of networkcomputers for the emerginginformation highway. STB'snew SPARCengineboards will build on The SPARCengine5 boardsare the industry's Sun'swell-established base as the leadingsupplier first motherboardsto incoqporatemicroSPARC*-il of embeddedmotherboards implementing the processors,and offer twice the performance SPARC@architecture. For example,the NP-1600 of previousmicroSPARC engines for a slight PhotographicNetwork Printerfrom Codonics, pricepremium. Being made available in 70MHz Inc. is a state-of-the-artcolor and monochrome and 85MHz versions,the SPARCengine5 dye-sublimationprinter employinga Kodak@ is intendedfor local-and wide-areanetwork print engineand a SPARCclassic*motherboard. telecommunicationshubs, AIM switches, The high-endSPARCengine20 family consists of Sunt highest-performingmultiprocessor motherboards,with the latest60MHz MBus SPARCengimPerformance SupeTSPARC*modules delivering 35 percent higherperformance-at prices15 percentlower 80 -than its predecessor,the SPARCengine10. The SPARCengineModel 612 bringscost-effective d-^ 60u E to embeddedcomputing- 5 multiprocessingpower E+o c, powerwhich softwaredevelopers can easilyharness 20 0 SPARCngire LX SPARCngrrc SPARCengine 10-30/50 10-41/61 May1992 *x May1993 I May1994 SPAI?C TeL l: tto I a g, Bu i leti tt gPARGontFneBdrards usingSolaris and SPARCworkfl developmenttools. Moreover, all SPARCengine20 modelscan easily be upgradedto multiprocessing configurationsby simplyadding additionalMBus modules.The SPARCengine20 will be employed in medicalimaging and high- performanceIntelligent Network TeleServersfor companiessupplying Higlr-AvailabilityAIN Server Architecture equipmentto majortelecommuni- cationscarriers. SPARCengine 20 boardsinclude a 24-bit accelerated imaging ASIC, faster 64-bit SBus I/O and RecentSun announcements of SPARCengine multiprocessinghardwareisoftware expansion- companiontechnologies include Solaris@ sofrware superior functionality as compared with multi- incorporatingXTL Gleservicessoftware, SunAIM board VMEbus solutions from Hewlett-Packard, Q93.Bnenvork interfaces and 1OOMbitEthernet Motorola and other VMEbus vendors. SBuscards. Combined with SPARCengine OEMs using SPARCengineboards receive boards,OEMs canstart today with a significant severalsignificant benefits: advantagein developingplatforms for information . faster time-to-market yields time and cost serversand multimediaworlstations attached to savings globalinformation highways. In fact, SPARCis alreadythe processortechnolog' ofchoice in . immediate accessto the latest RISC and many CPE (CustomerPremise Equipment) and LrNIX@technology ensurescontinued AIN (AdvancedIntelligent Network) systemsde- competitive advantage ployedby the major telcosas they preparefor the . Sun open standardsprotect hardware and comingglobal telecommunications enyironment. sofrware investment SIB SPARGengineMotherboards SPARCengine20 Mariel 0 None(motherboard only) NA ^[A Itnmediate $5,50a SPARCmgine20 LIodel 50 50X4HzSup erS PARC + ntodule 69.2 75.J intwediate $6,500 SPARCengine20 Made! 61 60MHzSupeTSPARC+ module 88.9 102.8 120 darys s8,500 SPARCengine20 X{oriel 612 Q) 60MHz SzpzTSPARC+nodules SPE'Crarc_int92 SPECrate-1p92 120 ddys +q1a,g0a 3943 4646 SPARCengine5 Mcdel 70 70MHz miooSPARC-II 57.0 hnmer/iate $4,A00 SPARCengine5 Model 85 B5X[HzmigoSPARC-II 64.0 54.5 120 days 8i,500 SPARCclassicengine 501'4HzmicroSPARC 26.4 21.0 Irmterl.iate $1,900' (with ou t Solaris rigbt-to - use) NOTE: SPARCngineboards are aho,auillable u,ithout SaJaris right-to-u.se license ior 9600 les SI'tlRC'1 cch olog: Buih rit Themiseomputer ThemisComputer's new MACIO chip (firstemployed in Sun's SPARC@I0MPis the industryt SPARCstationlX), which integratesall three Releases first multiprocessingVME of thesefunctions for higherreliability and MultiprocessinE engineimplementing the reducedchip count, SPARCarchitecture. The new The lastmajor design challenge was developing VMEBoard SPARC1OMP board makes full the VMEbus interface,a taskmade less daunting useof Sun'sMBus technology, due to our previouswork in designingMBus-to- IVaher Snell, Director of Sales allowingmultiple SupeTSPARC \MEbus interfacesfor threeof our earlierSPARC 6 Marheting or hyperSPARCCPUs on a engines-the SPARC10HS, SPARC 2LC and single6U VME board.Designed SPARC2SE. underlicense from SunMicrosystems Computer \7ith 1-2 SupeTSPARC(or I-4 hyperSPARC) Corporation,the SPARC10MP is 100o/obinary processorson-board, the 10MP providesa levelof compatiblewith SunbSPI\RCstation 10 family. SPARCperformance never before available on a The SPARCl0MP-Themis'sixth VME design single\44E board.The l0MPt multipleMBus implementingthe SPARCarchitecture-incorpo- slotsallows integrators to choosefrom the 55-80 ratessignificant advances in multiprocessing\44E MHz hyperSPARCor 40-60MHz SupeTSPARC systemdesign. Its openarchitecture, employing processors.Both SupeTSPARCand hyperSPARC interchangeableMBus modules,ensures processor processorsare based on Sunt SPARClevel 8 open scalabiliryand protects user investment. standardarchitecture. If configuredwith a single Ve facedseveral interesting challenges in SupeTSPARCMBus module,the 10MP offersup developingthe SPARC1OMP First, because the to 81 SPECintg2and up to 105SPECfp 92. SPARCstation10 is designedto supportonly 4 \fith 2 Dual hyperSPARCMBus modulesthe MBus mastersand we requireda fifth to accessthe 10MP reaches6568 SPECrateint and 4093 VMEbuscontroller chip, we had to addVMEbus SPECrate-fp. support.This wasaccomplished by designinga The SPARC10MP makesfull useof Solaris separateMBus arbiterto sharethe busbetween 2.3t SymmetricMuldprocessing (SMP) Kernel. MBus CPU 3 and the VMEbus. Becausethe 10MPruns either the Solaris1.1 or A seconddesign issue involved increasing
Load more

Recommended publications
  • System Administration
    System Administration Varian NMR Spectrometer Systems With VNMR 6.1C Software Pub. No. 01-999166-00, Rev. C0503 System Administration Varian NMR Spectrometer Systems With VNMR 6.1C Software Pub. No. 01-999166-00, Rev. C0503 Revision history: A0800 – Initial release for VNMR 6.1C A1001 – Corrected errors on pg 120, general edit B0202 – Updated AutoTest B0602 – Added additional Autotest sections including VNMRJ update B1002 – Updated Solaris patch information and revised section 21.7, Autotest C0503 – Add additional Autotest sections including cryogenic probes Applicability: Varian NMR spectrometer systems with Sun workstations running Solaris 2.x and VNMR 6.1C software By Rolf Kyburz ([email protected]) Varian International AG, Zug, Switzerland, and Gerald Simon ([email protected]) Varian GmbH, Darmstadt, Germany Additional contributions by Frits Vosman, Dan Iverson, Evan Williams, George Gray, Steve Cheatham Technical writer: Mike Miller Technical editor: Dan Steele Copyright 2001, 2002, 2003 by Varian, Inc., NMR Systems 3120 Hansen Way, Palo Alto, California 94304 1-800-356-4437 http://www.varianinc.com All rights reserved. Printed in the United States. The information in this document has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Statements in this document are not intended to create any warranty, expressed or implied. Specifications and performance characteristics of the software described in this manual may be changed at any time without notice. Varian reserves the right to make changes in any products herein to improve reliability, function, or design. Varian does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.
    [Show full text]
  • Ross Technology RT6224K User Manual 1 (Pdf)
    Full-service, independent repair center -~ ARTISAN® with experienced engineers and technicians on staff. TECHNOLOGY GROUP ~I We buy your excess, underutilized, and idle equipment along with credit for buybacks and trade-ins. Custom engineering Your definitive source so your equipment works exactly as you specify. for quality pre-owned • Critical and expedited services • Leasing / Rentals/ Demos equipment. • In stock/ Ready-to-ship • !TAR-certified secure asset solutions Expert team I Trust guarantee I 100% satisfaction Artisan Technology Group (217) 352-9330 | [email protected] | artisantg.com All trademarks, brand names, and brands appearing herein are the property o f their respective owners. Find the Ross Technology RT6224K-200/512S at our website: Click HERE 830-0016-03 Rev A 11/15/96 PRELIMINARY Colorado 4 RT6224K hyperSPARC CPU Module Features D Based on ROSS’ fifth-generation D SPARC compliant — Zero-wait-state, 512-Kbyte or hyperSPARC processor — SPARC Instruction Set Architec- 1-Mbyte 2nd-level cache — RT620D Central Processing Unit ture (ISA) Version 8 compliant — Demand-paged virtual memory (CPU) — Conforms to SPARC Reference management — RT626 Cache Controller, Memory MMU Architecture D Module design Management, and Tag Unit — Conforms to SPARC Level 2 MBus — MBus-standard form factor: 3.30” (CMTU) Module Specification (Revision 1.2) (8.34 cm) x 5.78” (14.67 cm) — Four (512-Kbyte) or eight D Dual-clock architecture — Provides CPU upgrade path at (1-Mbyte) RT628 Cache Data Units module level (CDUs) Ċ CPU scaleable up to
    [Show full text]
  • 12 MULTICHIP MODULES (Mcms)
    12 MULTICHIP MODULES (MCMs) HISTORICAL PERSPECTIVE Virtually every large computer manufacturer, telecommunications products manufacturer, high volume consumer electronics manufacturer and aerospace products manufacturer is working on or considering designs that include multichip modules. There has been a dramatic increase in activity over the last five years, with entire conferences being dedicated to multichip modules. MCMs have gone through three phases in their growth. Phase one was the widespread use in mainframe and super computer products. Some examples of MCMs used for these high-end applications are shown in Figure 12-1. The primary driving force was performance. These systems were predominately ECL based, with relatively low inte- gration levels. The MCM implementation allowed the Òre-integrationÓ of the LSI chips into VLSI modules, while keeping the wiring delays small. Source: DEC Source: IBM Source: Motorola/Siemens Source: ICE, “Roadmaps of Packaging Technology” 22555 Figure 12-1. Early MCMs in ECL Mainframe Computers in the Mid 1980Õs INTEGRATED CIRCUIT ENGINEERING CORPORATION 12-1 Multichip Modules (MCMs) Using a conventional single chip package and circuit board interconnect strategy, the package and interconnects took up over 50% of the timing budget. Decreases in the chip delays could not have much impact on system performance without a significant decrease in the interconnect delays as well. The use of MCMs reduced the interconnect delays significantly. This is shown in Figure 12-2 com- paring the delays in the IBM 3033 with a CPU using single chip packages and four circuit boards, and the IBM 3081, the first mainframe that used the Thermal Conduction Module (TCM).
    [Show full text]
  • Hypersparc Module Installation Guide E ROSS Technology, Inc
    TM hyperSPARC Module Installation Guide E ROSS Technology, Inc. 5316 Highway 290 West Austin, Texas 78735 U.S.A. All rights reserved. This product and related documentation is protected by copyright and distributed under licenses re- stricting its use, copying, distribution, and decompilation. No part of this product or related documentation may be repro- duced in any form by any means without prior written authorization of ROSS Technology and its licensors, if any. Portions of this product may be derived from the UNIXR and Berkeley 4.3 BSD systems, licensed from UNIX Systems Laboratories, Inc. and the University of California, respectively. Third party font software in this product is protected by copyright and licensed from Sun’s Font Suppliers. RESTRICTED RIGHTS LEGEND: Use, duplication, or disclosure by the government is subject to restrictions as set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at DFARS 252.227-7013 and FAR 52.227-19. The product described in this manual may be protected by one or more U.S. patents, foreign patents, or pending applica- tions. TRADEMARKS: ROSS, ROSS Technology, and the ROSS Technology, Inc. logo are registered trademarks of ROSS Technology, Inc. hyperSPARC is a trademark of SPARC International, Inc. and is licensed exclusively to ROSS Technology, Inc. Sun, Sun Microsystems, and the Sun logo are trademarks or registered trademarks of Sun Microsystems, Inc. UNIX, and OPEN LOOK are registered trademarks of UNIX System Laboratories, Inc. All other product names mentioned herein are the trademarks of their respective owners. All SPARC trademarks, including the SCD Compliant Logo, are trademarks or registered trademarks of SPARC Interna- tional, Inc.
    [Show full text]
  • Computer Architectures an Overview
    Computer Architectures An Overview PDF generated using the open source mwlib toolkit. See http://code.pediapress.com/ for more information. PDF generated at: Sat, 25 Feb 2012 22:35:32 UTC Contents Articles Microarchitecture 1 x86 7 PowerPC 23 IBM POWER 33 MIPS architecture 39 SPARC 57 ARM architecture 65 DEC Alpha 80 AlphaStation 92 AlphaServer 95 Very long instruction word 103 Instruction-level parallelism 107 Explicitly parallel instruction computing 108 References Article Sources and Contributors 111 Image Sources, Licenses and Contributors 113 Article Licenses License 114 Microarchitecture 1 Microarchitecture In computer engineering, microarchitecture (sometimes abbreviated to µarch or uarch), also called computer organization, is the way a given instruction set architecture (ISA) is implemented on a processor. A given ISA may be implemented with different microarchitectures.[1] Implementations might vary due to different goals of a given design or due to shifts in technology.[2] Computer architecture is the combination of microarchitecture and instruction set design. Relation to instruction set architecture The ISA is roughly the same as the programming model of a processor as seen by an assembly language programmer or compiler writer. The ISA includes the execution model, processor registers, address and data formats among other things. The Intel Core microarchitecture microarchitecture includes the constituent parts of the processor and how these interconnect and interoperate to implement the ISA. The microarchitecture of a machine is usually represented as (more or less detailed) diagrams that describe the interconnections of the various microarchitectural elements of the machine, which may be everything from single gates and registers, to complete arithmetic logic units (ALU)s and even larger elements.
    [Show full text]
  • Cacheminer: a Runtime Approach to Exploit Cache Locality on SMP
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, VOL. 11, NO. 4, APRIL 2000 357 Cacheminer: A Runtime Approach to Exploit Cache Locality on SMP Yong Yan, Member, IEEE Computer Society, Xiaodong Zhang, Senior Member, IEEE, and Zhao Zhang, Member, IEEE AbstractÐExploiting cache locality of parallel programs at runtime is a complementary approach to a compiler optimization. This is particularly important for those applications with dynamic memory access patterns. We propose a memory-layout oriented technique to exploit cache locality of parallel loops at runtime on Symmetric Multiprocessor (SMP) systems. Guided by application-dependent and targeted architecture-dependent hints, our system, called Cacheminer, reorganizes and partitions a parallel loop using the memory- access space of its execution. Through effective runtime transformations, our system maximizes the data reuse in each partitioned data region assigned in a cache, and minimizes the data sharing among the partitioned data regions assigned to all caches. The executions of tasks in the partitions are scheduled in an adaptive and locality-preserved way to minimize the execution time of programs by trading off load balance and locality. We have implemented the Cacheminer runtime library on two commercial SMP servers and an SimOS simulated SMP. Our simulation and measurement results show that our runtime approach can achieve comparable performance with the compiler optimizations for programs with regular computation and memory-access patterns, whose load balance and cache locality can be well optimized by the tiling and other program transformations. However, our experimental results show that our approach is able to significantly improve the memory performance for the applications with irregular computation and dynamic memory access patterns.
    [Show full text]
  • Colorado 3 RT6226N Hypersparc™ Dual CPU Module/Power Module
    830-0058-00 Rev A 11/15/96 Colorado 3 RT6226N hyperSPARC DualĆCPU Module/Power Module Features D Based on ROSS’ fourth-generation — Hardware support for symmetric, — Zero-wait-state, 512-Kbyte or hyperSPARC processor shared-memory multiprocessing 1-Mbyte 2nd-level cache D Each module consists of two complete — Level 2 MBus support for cache — Demand-paged virtual memory SPARC CPUs coherency management D Each processor includes D SPARC compliant D Module design — RT620C Central Processing Unit — SPARC Instruction Set Architec- — CPU Module fits in MBus-standard (CPU) ture (ISA) Version 8 compliant form factor: 3.30” (8.34 cm) x 5.78” — RT626 Cache Controller, Memory — Conforms to SPARC Reference (14.67 cm) Management, and Tag Unit MMU Architecture — Power Module attaches to the rear (CMTU) — Conforms to SPARC Level 2 MBus of the CPU module through a stan- — Four (512-Kbyte) or eight Module Specification (Revision 1.2) dard 25-pin D shell connector (1-Mbyte) RT628 Cache Data Units D Dual-clock architecture — Provides CPU upgrade path at (CDUs) module level Ċ CPU scaleable up to 142 MHz Ċ IntraĆModule Bus incorporates low — Advanced packaging technology voltage logic to reduce power and— MBus scaleable up to 66 MHz for a compact design D increase speed Each hyperSPARC processor features D High performance * — Dual-level caches — Superscalar SPARC CPU with inte- — 174 SPECint92 (per CPU) D Full multiprocessing implementation grated floating point unit and 8-Kbyte instruction cache — 212 SPECfp92 (per CPU) * in a 50MHz MBus system CPU Module PLL CPU0 RT620C CPU1 RT620C Clock CPU CPU Generator IMCLK IMCLK +5V IMA[31:0] IMA[31:0] Power Module IMD[63:0] IMD[63:0] RT626 RT626 CMTU RT628 RT628 CMTU RT628 RT628 CDU CDU CDU CDU MBus (Level 2) Figure 1.
    [Show full text]
  • Strategic Interactions in Dram and Risc Technology: a Network Approach
    Strategic interactions in dram and risc technology: A network approach Geert Duysters & Wim Vanhaverbeke 93.023 September 1993 MERIT, P.O. Box 616, 6200 MD Maastricht (Netherlands) - telephone (31)43-883875- fax: (31)43-216518 1 STRATEGIC INTERACTIONS IN DRA AND RISC TECHNOLOGY: A NETWORK APPROACH Geert Duysters and WiI Vanhaverbeke1 INTRODUCTION Cooperative agreements have been ignored in business literature for a veiy long time. Only recently, the use of cooperative agreements as part of corporate strategies gained substantial interest. This increase in attention is above all due to the fact that in the last decade the number of cooperative agreements by firms has rocketed. In fact cooperative agreements have outnumbered the fully owned foreign subsidiaries (Contractor and Lorange, 1988). In this paper we will use the term cooperation to denote cooperative agreements between partners which are not connected through (majority) ownership. A cooperative agreement can be seen as an agreement which is positioned between two extremes, arm's length transactions on the one hand and the merger of the two firs on the other hand. Cooperation among companies is usually analyzed in strategic management literature on the dyadic level or on the level of the partcipating firs. Only recently, interest by economists has grown to study cooperative efforts of firs within an inter-organisational network framework (see e.g. Hagedoom and Schakenraad. 1990, 1992, 1993). In high- tech industries where almost all incumbents are linked to each other by means of a network of cooperative agreements, an analysis on the level of the individual players or allances is not appropriate to understand the strategic value of cooperative strategies.
    [Show full text]
  • Company Backgrounder R
    Company Backgrounder R The SPARCTM Solutions Company ROSS Technology, Inc., in its commitment to provide leading-edge SPARCTM solu- tions, offers a full range of hardware products that provide the performance, soft- ware compatibility, and upgradeability demanded by our worldwide market. Our design expertise ranges from SPARC microprocessors and motherboards to com- plete workstations and servers. Founded in 1988, ROSS has supplied high-performance microprocessors to SPARC systems OEMs such as Sun Microsystems, Fujitsu, Tatung, Axil, and ICL, to name a few. To increase our marketshare, ROSS established a program to provide hyperSPARCTM multiprocessing CPU upgrades to end users of Sun SPARCstationTM 10, 20 and SPARCserverTM 600MP systems. Our success in this new market led to the development of motherboard upgrade kits for SPARCstation 5 systems that enable full multiprocessing performance (up to four CPUs) at a cost far below that of a comparable new system. The commitment, experience and design exper- tise developed in the areas of multiprocessing, upgradeability and the SPARC architecture have established ROSS as a leader in the SPARC community and have contributed to the outstanding overall success of SPARC systems in the worksta- tion market today. In keeping with our commitment to provide solutions to the increasing demands of our customers, ROSS recently introduced SPARCplugTM and hyperSTATIONTM workstations. Available in several configurations ranging from a plug-in worksta- tion module for a tower PC to full servers, SPARCplug workstations provide SPARCstationTM 20-level performance in a reduced form factor and at a lower cost. For customers with even greater performance needs, ROSS hyperSTATION work- stations and hyperSERVERTM systems extend the state-of-the-art of 32-bit multipro- cessing to new levels and offer an extensive upgrade path to satisfy future require- ments.
    [Show full text]
  • Solaris 8 (SPARC Platform Edition) Online Release Notes Update
    Solaris 8 (SPARC Platform Edition) Online Release Notes Update Sun Microsystems, Inc. 901 San Antonio Road Palo Alto, CA 94303–4900 U.S.A. Part Number 806-3771–10 February 2000 Copyright 2000 Sun Microsystems, Inc. 901 San Antonio Road, Palo Alto, California 94303-4900 U.S.A. All rights reserved. This product or document is protected by copyright and distributed under licenses restricting its use, copying, distribution, and decompilation. No part of this product or document may be reproduced in any form by any means without prior written authorization of Sun and its licensors, if any. Third-party software, including font technology, is copyrighted and licensed from Sun suppliers. Parts of the product may be derived from Berkeley BSD systems, licensed from the University of California. UNIX is a registered trademark in the U.S. and other countries, exclusively licensed through X/Open Company, Ltd. Sun, Sun Microsystems, the Sun logo, docs.sun.com, AnswerBook, AnswerBook2, SunStore, Java, JDK, Solaris Web Start, JumpStart, NFS, HotJava, DiskSuite, Solstice AdminSuite, SunLink, Solstice AutoClient, and Solaris are trademarks, registered trademarks, or service marks of Sun Microsystems, Inc. in the U.S. and other countries. All SPARC trademarks are used under license and are trademarks or registered trademarks of SPARC International, Inc. in the U.S. and other countries. Products bearing SPARC trademarks are based upon an architecture developed by Sun Microsystems, Inc. The OPEN LOOK and SunTM Graphical User Interface was developed by Sun Microsystems, Inc. for its users and licensees. Sun acknowledges the pioneering efforts of Xerox in researching and developing the concept of visual or graphical user interfaces for the computer industry.
    [Show full text]
  • Sparcstation 20 Service Manual
    SPARCstation 20 Service Manual Sun Microsystems Computer Company A Sun Microsystems, Inc. Business 901 San Antonio Road Palo Alto, CA 94303-4900 USA 650 960-1300 fax 650 969-9131 Part No.: 801-6189-12 Revision A, July 1996 Send comments about this document to: [email protected] 1997 Sun Microsystems, Inc., 901 San Antonio Road, Palo Alto, California 94303-4900 U.S.A. All rights reserved. This product or document is protected by copyright and distributed under licenses restricting its use, copying, distribution, and decompilation. No part of this product or document may be reproduced in any form by any means without prior written authorization of Sun and its licensors, if any. Portions of this product may be derived from the UNIX® system, licensed from Novell, Inc., and from the Berkeley 4.3 BSD system, licensed from the University of California. UNIX is a registered trademark in the United States and in other countries and is exclusively licensed by X/Open Company Ltd. Third-party software, including font technology in this product, is protected by copyright and licensed from Sun’s suppliers. RESTRICTED RIGHTS: Use, duplication, or disclosure by the U.S. Government is subject to restrictions of FAR 52.227-14(g)(2)(6/87) and FAR 52.227-19(6/87), or DFAR 252.227-7015(b)(6/95) and DFAR 227.7202-3(a). Sun, Sun Microsystems, the Sun logo, and Solaris are trademarks or registered trademarks of Sun Microsystems, Inc. in the United States and in other countries. All SPARC trademarks are used under license and are trademarks or registered trademarks of SPARC International, Inc.
    [Show full text]
  • FIVE Documentation Sorenson Workstation
    The Sorenson Workstation FIVE Data by Olav Sorenson Jeffrey S. Skoll Chair in Technical Innovation and Entrepreneurship Professor of Strategic Management Joseph L. Rotman School of Management University of Toronto ©2008 Sorenson Workstation FIVE Data 2 Contents 1. Conditions of Use................................................................................................3 2. Data Set Author ...................................................................................................4 3. Data Set Summary...............................................................................................4 4. Author’s Research Using This Data Set..............................................................4 5. Additional References .........................................................................................5 6. Data Set Sources..................................................................................................5 7. Data Description..................................................................................................5 7.1. Product/Industry Definition...........................................................................6 7.2. Excluded Fields .............................................................................................7 8. Tables ..................................................................................................................8 8.1. Descriptive Statistics, File 1: SorensonworkprodFIVEdata.........................8 8.2. Descriptive Statistics, File 2: SorensonworkfirmFIVEdata
    [Show full text]