DOCSLIB.ORG

Curtiss-Wright / Synergy Microsystems VGM5 Manual (Pdf)

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Curtiss-Wright / Synergy Microsystems VGM5 Manual (Pdf) Full-service, independent repair center -~ ARTISAN® with experienced engineers and technicians on staff. TECHNOLOGY GROUP ~I We buy your excess, underutilized, and idle equipment along with credit for buybacks and trade-ins. Custom engineering Your definitive source so your equipment works exactly as you specify. for quality pre-owned • Critical and expedited services • Leasing / Rentals/ Demos equipment. • In stock/ Ready-to-ship • !TAR-certified secure asset solutions Expert team I Trust guarantee I 100% satisfaction Artisan Technology Group (217) 352-9330 | [email protected] | artisantg.com All trademarks, brand names, and brands appearing herein are the property o f their respective owners. Find the Curtiss-Wright / Synergy Microsystems VGM5 at our website: Click HERE VMEbus Dual G3/G4 PowerPC Single Board Computer User Guide Revision 5.1 October 12, 2004 Curtiss-Wright Controls Embedded Computing 9605 Scranton Road, Suite 700 San Diego, CA 92121-1773 (858) 452-0020 • (858) 452-0060 (FAX) www.cwembedded.com 98-0317/UG-VGM5-05 VGM5 User Guide Copyright © 2004 Synergy Microsystems, Inc. This manual is copyrighted under Title 17 US Code of the United States Copyright Law. All rights are reserved by Synergy Microsystems, Inc. This document may not, in whole or in part, be copied, photocopied, reproduced, translated, scanned, or reduced to any electronic medium or readable form without the express written consent of Synergy Microsystems, Inc. This document contains material of a proprietary nature to Synergy Microsystems, Inc. All manufacturing, use, and sales rights pertaining to this product are expressly reserved. Distribution of this material does not convey any license or title under any patent or copyright. It is submitted in strict confidence to provide technical information for purchasers of this product or for those considering the purchase of the product. Each recipient, by accepting this document, agrees that its contents will not be disclosed in any manner or any person except to serve this purpose. Synergy Microsystems, Inc. reserves the right to make changes to the specifications and contents in this document without prior notification. If in doubt, users are urged to consult Synergy to determine whether any such changes have been made. Synergy products are not intended for use in life support systems or other applications where a failure of the product could result in injury or loss of life. Customers using or selling this product in systems or applications serving such a function do so at their own risk and agree to fully indemnify Synergy Microsystems, Inc. for any and all damages arising from improper use. This product and associated manuals are sold “AS IS” without implied warranty as to their merchantability or fitness for any particular use. In no event shall Synergy Microsystems, Inc. or anyone involved in the creation, production, or delivery of this product be liable for any direct, incidental, or consequential damages, such as, but not limited to, loss of anticipated profits, benefits, use, or to data resulting from the use of this product or associated manuals or arising out of any breach of warranty. In states that do not allow the exclusion or limitation of direct, incidental, or consequential damages, this limitation may not apply. Synergy™, VGM5™, VGM Series™, V30 Series™, V20 Series™, EZ-bus™ and P0•PCI™ are trademarks of Synergy Microsystems, Inc. VMEbus Technology logo is a trademark of VITA. Synergy wishes to acknowledge that the names of products and companies mentioned in this manual are trademarks of their respective manufacturers. PRINTED IN THE USA Table of contents Manual revision summary .................................................................................................ix Section 1. Overview ..................................................................................................... 1 VGM5 features...............................................................................................................................................................................3 VGM5 physical configuration..................................................................................................................................5 Functional block diagram..........................................................................................................................................6 Feature summary .........................................................................................................................................................7 Manual conventions .....................................................................................................................................................................9 Typographical conventions.......................................................................................................................................9 Notes chapter...............................................................................................................................................................9 Bit numbering conventions....................................................................................................................................10 Web page address....................................................................................................................................................10 Manual comments....................................................................................................................................................10 Section 2. Getting Started ............................................................................................11 Minimum system requirements..............................................................................................................................................13 Front panel....................................................................................................................................................................................17 8-bit user switch........................................................................................................................................................18 Toggle switches.........................................................................................................................................................19 LEDs..............................................................................................................................................................................20 Lamp test feature......................................................................................................................................................23 Setting up the VGM5 hardware.............................................................................................................................................25 Default configuration...............................................................................................................................................25 Installing jumpers......................................................................................................................................................25 Setting the slot number manually.......................................................................................................27 Installing a monitor PROM ......................................................................................................................................................29 Installing the RGSx memory module.....................................................................................................................................33 Installing/upgrading the RGSx memory module..............................................................................................35 Memory module securing screws........................................................................................................................38 Installing PMC cards..................................................................................................................................................................39 VGM5 PMC connectors.........................................................................................................................................40 Adding additional PMC cards with the PEX3 expansion board ................................................40 Installing a PMC card...............................................................................................................................................41 Installing the P0 overlay............................................................................................................................................................45 Installation notes.........................................................................................................................................................................51 Bus grant signal problems with Hybricon VME64x backplanes..................................................................51 Section 3. Basic Bus Descriptions..................................................................................53 PowerPC bus ...............................................................................................................................................................................55 VME64 bus...................................................................................................................................................................................57
Load more

Recommended publications
  • CPU ボードカタログ サポート CPU Intel ：Core I7、Xeon-E5 Freescale ：T4240、P4080、MPC8640D AMD ：Radeon HD 6970M、HD 7970M GPGPU NVIDIA ：Fermi、Kepler Architecture GPGPU
    組込みシステム向け CPU ボードカタログ サポート CPU Intel ：Core i7、Xeon-E5 Freescale ：T4240、P4080、MPC8640D AMD ：Radeon HD 6970M、HD 7970M GPGPU NVIDIA ：Fermi、Kepler Architecture GPGPU サポートバス規格 OpenVPX VME/VXS CompactPCI PMC/XMC ATCA/AMC PCI Express 403102 Ⓒ MISH International Co., Ltd. MISH International Co., Ltd. ミッシュインターナショナルでは CPU ボードをスピーディに 導入頂けますよう、次のような サービスを提供しております CPU ボードのお貸出しサービス CPU ボードの性能評価検証サービス ミッシュインターナショナルでは、ユーザが実際に製品を導入する前に性能評価を実施していただけ ミッシュインターナショナルでは、専門の CPU ボードサポート技術者がお客様のご要望に応じて CPU ますよう各種評価用 CPU ボードをお貸出ししています。お貸出し時には、リアルタイム OS を含めた ボードの性能を評価・検証させていただきます。たとえばFFT の処理速度やボード間のデータ転送スピー CPU ボードに関するトータルな技術サポートを行っております。 ドの測定などユーザがシステムインテグレーションする上で必要なデータを検証の上、レポートさせて いただきます。（お客様のご要望内容によっては別途有償の場合もあります） CPU ボードの技術サポート ミッシュインターナショナルでは、専門のCPU ボードサポート技術者が導入前はもちろん、導入後もハー ド・ソフトの両面からお客様の技術サポートをいたします。CPU ボードのドライバソフトウェアやアプ リケーションの開発方法等をトータルにバックアップいたします。また、リアルタイム OS を含んだシ CPU ボード用フレームワークソフトウェアの開発サービス ステムインテグレーッションに関するアドバイスも対応しています。 CPU ボードを含んだ組込み用システムを構 築する上では、CPU ボードのハード・ソフ トに関する技術的な知識経験はもちろんです が、CPU ボード以外の A/D、D/A、DIO ボー ド等の各種 I/O ボードとのシームレスな高速 データ通信やリアルタイム OS を使用したイ ンテグレーションが必要です。当社では複数 のボードを使ったマルチ CPU ボードシステ ムやレーダ、ソナー、移動体通信等の無線信 号のリアルタイム処理等をトータルにサポートしています。全体的なデータのパスをサポートした『フ レームワークソフトウェア』の開発もお手伝いしています。ユーザは『フレームワークソフトウェア』 の開発を当社へ外注することにより、アプリケーションソフトウェアの開発や FPGA の開発に専念する ことが出来ます。（お客様のご要望内容によっては別途有償の場合もあります） インテル製 プロセッサ搭載 CPU ボード ボード CPU スピード 拡張 USB 耐環境 型名 プロセッサ メモリ NVRAM Ethernet インテル製 プロセッサ Core i7(Ivy Bridge)、 タイプ (Max) メザニン 2.0 仕様 Xeon E5-2648L x 2 32GB DDR3- 8MB NOR 1000BASE-T x 1 Level HDS6601 6U VPX 1.8GHz - 3 Xeon(8 Core) 搭載 CPU ボード （Sandy Bridge）
    [Show full text]
  • System Buses EE2222 Computer Interfacing and Microprocessors
    System Buses EE2222 Computer Interfacing and Microprocessors Partially based on Computer Organization and Architecture by William Stallings Computer Electronics by Thomas Blum 2020 EE2222 1 Connecting • All the units must be connected • Different type of connection for different type of unit • CPU • Memory • Input/Output 2020 EE2222 2 CPU Connection • Reads instruction and data • Writes out data (after processing) • Sends control signals to other units • Receives (& acts on) interrupts 2020 EE2222 3 Memory Connection • Receives and sends data • Receives addresses (of locations) • Receives control signals • Read • Write • Timing 2020 EE2222 4 Input/Output Connection(1) • Similar to memory from computer’s viewpoint • Output • Receive data from computer • Send data to peripheral • Input • Receive data from peripheral • Send data to computer 2020 EE2222 5 Input/Output Connection(2) • Receive control signals from computer • Send control signals to peripherals • e.g. spin disk • Receive addresses from computer • e.g. port number to identify peripheral • Send interrupt signals (control) 2020 EE2222 6 What is a Bus? • A communication pathway connecting two or more devices • Usually broadcast (all components see signal) • Often grouped • A number of channels in one bus • e.g. 32 bit data bus is 32 separate single bit channels • Power lines may not be shown 2020 EE2222 7 Bus Interconnection Scheme 2020 EE2222 8 Data bus • Carries data • Remember that there is no difference between “data” and “instruction” at this level • Width is a key determinant of performance • 8, 16, 32, 64 bit 2020 EE2222 9 Address bus • Identify the source or destination of data • e.g. CPU needs to read an instruction (data) from a given location in memory • Bus width determines maximum memory capacity of system • e.g.
    [Show full text]
  • Getting Started with Your VXI-1394 Interface for Windows NT/98 And
    VXI Getting Started with Your VXI-1394 Interface for Windows NT/98 VXI-1394 Interface for Windows NT/98 November 1999 Edition Part Number 322109D-01 Worldwide Technical Support and Product Information www.ni.com National Instruments Corporate Headquarters 11500 North Mopac Expressway Austin, Texas 78759-3504 USA Tel: 512 794 0100 Worldwide Offices Australia 03 9879 5166, Austria 0662 45 79 90 0, Belgium 02 757 00 20, Brazil 011 284 5011, Canada (Calgary) 403 274 9391, Canada (Ontario) 905 785 0085, Canada (Québec) 514 694 8521, China 0755 3904939, Denmark 45 76 26 00, Finland 09 725 725 11, France 01 48 14 24 24, Germany 089 741 31 30, Greece 30 1 42 96 427, Hong Kong 2645 3186, India 91805275406, Israel 03 6120092, Italy 02 413091, Japan 03 5472 2970, Korea 02 596 7456, Mexico (D.F.) 5 280 7625, Mexico (Monterrey) 8 357 7695, Netherlands 0348 433466, Norway 32 27 73 00, Poland 48 22 528 94 06, Portugal 351 1 726 9011, Singapore 2265886, Spain 91 640 0085, Sweden 08 587 895 00, Switzerland 056 200 51 51, Taiwan 02 2377 1200, United Kingdom 01635 523545 For further support information, see the Technical Support Resources appendix. To comment on the documentation, send e-mail to [email protected] © Copyright 1998, 1999 National Instruments Corporation. All rights reserved. Important Information Warranty The National Instruments VXI-1394 board is warranted against defects in materials and workmanship for a period of one year from the date of shipment, as evidenced by receipts or other documentation. National Instruments will, at its option, repair or replace equipment that proves to be defective during the warranty period.
    [Show full text]
  • Charactersing the Limits of the Openflow Slow-Path
    Charactersing the Limits of the OpenFlow Slow-Path Richard Sanger, [email protected] Brad Cowie, [email protected] Matthew Luckie, [email protected] Richard Nelson, [email protected] University of Waikato, New Zealand 28 November 2018 The Question How slow is the slow-path? © THE UNIVERSITY OF WAIKATO • TE WHARE WANANGA O WAIKATO 2 Contents • Introduction to the Slow-Path • Motivation • Test Suite • Test Methodology • Results • Conclusions © THE UNIVERSITY OF WAIKATO • TE WHARE WANANGA O WAIKATO 3 OpenFlow Packet-in and Packet-out To move packets between the controller and network, packets are encapsulated in OpenFlow packet-in and packet-out messages and sent via the slow-path. © THE UNIVERSITY OF WAIKATO • TE WHARE WANANGA O WAIKATO 4 The Fast-Path ASIC OpenFlow Agent Ingress Egress OpenFlow Switch Network © THE UNIVERSITY OF WAIKATO • TE WHARE WANANGA O WAIKATO 5 The Slow-Path (Packet In) ASIC OpenFlow Agent Packet in OpenFlow Switch Network Control-Plane Network OpenFlow Application NIC Controller © THE UNIVERSITY OF WAIKATO • TE WHARE WANANGA O WAIKATO 6 Motivation: Control Traffic Requirements Control traffic is sensitive to bandwidth and latency Latency • Keep-alives • Flow Establishment (Reactive control) Bandwidth • Initial route exchange (BGP etc.) • Capture (Network debugging) • DoS (Misconfiguration, ICMP, etc.) © THE UNIVERSITY OF WAIKATO • TE WHARE WANANGA O WAIKATO 7 Motivation: Control Traffic Requirements Control traffic requirements must be met simultaneously. Example: consider the requirement of link detection probing. • Typical Bidirectional Forwarding Detection (BFD) requirements • < 50ms • 2,880pps (48 port switch) © THE UNIVERSITY OF WAIKATO • TE WHARE WANANGA O WAIKATO 8 Motivation: Shared Resource The slow-path is shared with all other OpenFlow messages.
    [Show full text]
  • Mamaoma Writing EISA Bus Device Drivers
    DEC OSF/l mamaoma Writing EISA Bus Device Drivers Part Number: AA-QOR6A-TE DEC OSF/1 Writing EISA Bus Device Drivers Order Number: AA-QOR6A-TE February 1994 Product Version: DEC OSF/1 Version 2.0 or higher This guide contains information systems engineers need to write device drivers that operate on the EISA bus. The guide describes EISA bus­ specific topics, including EISA bus architecture and the data structures that EISA bus drivers use. digital equipment corporation Maynard, Massachusetts Restricted Rights: Use, duplication, or disclosure by the U.S. Government is subject to restrictions as set forth in subparagraph (c) (1) (ii). Digital Equipment Corporation makes no representations that the use of its products in the manner described in this publication will not infringe on existing or future patent rights, nor do the descriptions contained in this publication imply the granting of licenses to make, use, or sell equipment or software in accordance with the description. Possession, use, or copying of the software described in this publication is authorized only pursuant to a valid written license from Digital or an authorized sublicensor. © Digital Equipment Corporation 1994 All rights reserved. The following are trademarks of Digital Equipment Corporation: ALL-IN-I, Alpha AXP, AXP, Bookreader, CDA, DDIS, DEC, DEC FUSE, DECnet, DEC station, DECsystem, DECUS, DECwindows, DTIF, MASSBUS, MicroVAX, Q-bus, ULTRIX, ULTRIX Mail Connection, ULTRIX Worksystem Software, UNIBUS, VAX, V AXstation, VMS, XUI, and the DIGITAL logo. UNIX is a registered trademark licensed exclusively by X/Open Company Limited. Open Software Foundation, OSF, OSFIl, OSFlMotif, and Motif are trademarks of the Open Software Foundation, Inc.
    [Show full text]
  • Avionics Hardware Issues 2010/11/19 Chih-Hao Sun Avionics Software--Hardware Issue -History
    Avionics Hardware Issues 2010/11/19 Chih-hao Sun Avionics Software--Hardware Issue -History -HW Concepts History -FPGA vs ASIC The Gyroscope, the first auto-pilot device, was -Issues on • Avionics Computer introduced a decade after the Wright Brothers -Avionics (1910s) Computer -PowerPC • holds the plane level automatically -Examples -Energy Issue • is connected to computers for missions(B-17 and - Certification B-29 bombers) and Verification • German V-2 rocket(WWII) used the earliest automatic computer control system (automatic gyro control) • contains two free gyroscopes (a horizontal and a vertical) 2 Avionics Software--Hardware Issue -History -HW Concepts History -FPGA vs ASIC Avro Canada CF-105 Arrow fighter (1958) first used -Issues on • Avionics Computer analog computer to improve flyability -Avionics Computer is used to reduce tendency to yaw back and forth -PowerPC • -Examples F-16 (1970s) was the first operational jet fighter to use a -Energy Issue • fully-automatic analog flight control system (FLCS) - Certification and Verification • the rudder pedals and joysticks are connected to “Fly-by-wire” control system, and the system adjusts controls to maintain planes • contains three computers (for redundancy) 3 Avionics Software--Hardware Issue -History -HW Concepts History -FPGA vs ASIC NASA modified Navy F-8 with digital fly-by wire system in -Issues on • Avionics Computer 1972. -Avionics Computer • MD-11(1970s) was the first commercial aircraft to adopt -PowerPC computer-assisted flight control -Examples -Energy Issue The Airbus A320 series, late 1980s, used the first fully-digital - • Certification fly-by-wire controls in a commercial airliner and Verification • incorporates “flight envelope protection” • calculates that flight envelope (and adds a margin of safety) and uses this information to stop pilots from making aircraft outside that flight envelope.
    [Show full text]
  • Publication Title 1-1962
    publication_title print_identifier online_identifier publisher_name date_monograph_published_print 1-1962 - AIEE General Principles Upon Which Temperature 978-1-5044-0149-4 IEEE 1962 Limits Are Based in the rating of Electric Equipment 1-1969 - IEEE General Priniciples for Temperature Limits in the 978-1-5044-0150-0 IEEE 1968 Rating of Electric Equipment 1-1986 - IEEE Standard General Principles for Temperature Limits in the Rating of Electric Equipment and for the 978-0-7381-2985-3 IEEE 1986 Evaluation of Electrical Insulation 1-2000 - IEEE Recommended Practice - General Principles for Temperature Limits in the Rating of Electrical Equipment and 978-0-7381-2717-0 IEEE 2001 for the Evaluation of Electrical Insulation 100-2000 - The Authoritative Dictionary of IEEE Standards 978-0-7381-2601-2 IEEE 2000 Terms, Seventh Edition 1000-1987 - An American National Standard IEEE Standard for 0-7381-4593-9 IEEE 1988 Mechanical Core Specifications for Microcomputers 1000-1987 - IEEE Standard for an 8-Bit Backplane Interface: 978-0-7381-2756-9 IEEE 1988 STEbus 1001-1988 - IEEE Guide for Interfacing Dispersed Storage and 0-7381-4134-8 IEEE 1989 Generation Facilities With Electric Utility Systems 1002-1987 - IEEE Standard Taxonomy for Software Engineering 0-7381-0399-3 IEEE 1987 Standards 1003.0-1995 - Guide to the POSIX(R) Open System 978-0-7381-3138-2 IEEE 1994 Environment (OSE) 1003.1, 2004 Edition - IEEE Standard for Information Technology - Portable Operating System Interface (POSIX(R)) - 978-0-7381-4040-7 IEEE 2004 Base Definitions 1003.1, 2013
    [Show full text]
  • Chapter 1. Origins of Mac OS X
    1 Chapter 1. Origins of Mac OS X "Most ideas come from previous ideas." Alan Curtis Kay The Mac OS X operating system represents a rather successful coming together of paradigms, ideologies, and technologies that have often resisted each other in the past. A good example is the cordial relationship that exists between the command-line and graphical interfaces in Mac OS X. The system is a result of the trials and tribulations of Apple and NeXT, as well as their user and developer communities. Mac OS X exemplifies how a capable system can result from the direct or indirect efforts of corporations, academic and research communities, the Open Source and Free Software movements, and, of course, individuals. Apple has been around since 1976, and many accounts of its history have been told. If the story of Apple as a company is fascinating, so is the technical history of Apple's operating systems. In this chapter,[1] we will trace the history of Mac OS X, discussing several technologies whose confluence eventually led to the modern-day Apple operating system. [1] This book's accompanying web site (www.osxbook.com) provides a more detailed technical history of all of Apple's operating systems. 1 2 2 1 1.1. Apple's Quest for the[2] Operating System [2] Whereas the word "the" is used here to designate prominence and desirability, it is an interesting coincidence that "THE" was the name of a multiprogramming system described by Edsger W. Dijkstra in a 1968 paper. It was March 1988. The Macintosh had been around for four years.
    [Show full text]
  • PPC7A10 at Our Website: Click HERE Powerx Product Manual PPC7A
    Full-service, independent repair center -~ ARTISAN® with experienced engineers and technicians on staff. TECHNOLOGY GROUP ~I We buy your excess, underutilized, and idle equipment along with credit for buybacks and trade-ins. Custom engineering Your definitive source so your equipment works exactly as you specify. for quality pre-owned • Critical and expedited services • Leasing / Rentals/ Demos equipment. • In stock/ Ready-to-ship • !TAR-certified secure asset solutions Expert team I Trust guarantee I 100% satisfaction Artisan Technology Group (217) 352-9330 | [email protected] | artisantg.com All trademarks, brand names, and brands appearing herein are the property o f their respective owners. Find the Abaco Systems / Radstone PPC7A10 at our website: Click HERE PowerX Product Manual PPC7A Appendix C - PPC7A This appendix contains hardware information for PPC7A boards. The information contained in this document must be used in conjunction with PowerX Quick Start, PowerX User Guides and/or the PowerX product Manual. Link Settings...................................................................................................................................... C-3 Default Link Settings............................................................................................................................... C-3 RTC Standby Supply Voltage Link (E1)................................................................................................. C-4 FLASH Write Enable Links (E3 and E9)...............................................................................................
    [Show full text]
  • VM E Bus S Ingle -B Oard C Om Puter
    DATASHEET KEY FEATURES 2eSST VMEbus protocol with The Motorola MVME6100 The promise of the VME 320MB/s transfer rate across series provides more than just Renaissance is innovation, the VMEbus faster VMEbus transfer rates; it performance and investment provides balanced performance protection. The MVME6100 MPC7457 PowerPC® processor from the processor, memory series from Motorola delivers running at up to 1.267 GHz subsystem, local buses and I/O on this promise. The innovative 128-bit AltiVec coprocessor for subsystems. Customers looking design of the MVME6100 parallel processing, ideal for for a technology refresh for their provides a high performance data-intensive applications application, while maintaining platform that allows customers backwards compatibility with to leverage their investment in Up to 2GB of on-board DDR their existing VMEbus infra- their VME infrastructure. ECC memory and 128MB of structure, can upgrade to the fl ash memory for demanding The MVME6100 series supports MVME6100 series and applications booting a variety of operating take advantage of its enhanced systems including a complete Two 33/66/100 MHz PMC-X performance features. range of real-time operating sites allow the addition of systems and kernels. A VxWorks industry-standard, application- board support package and specifi c modules Linux support are available for Dual Gigabit Ethernet interfaces the MVME6100 series. for high performance networking The MVME6100 series is the fi rst VMEbus single-board computer (SBC) designed with the Tundra Tsi148 VMEbus interface chip offering two edge source synchronous transfer (2eSST) VMEbus performance. The 2eSST protocol enables the VMEbus to run at a practical bandwidth of 320MB/s in most cases.
    [Show full text]
  • A Not So Short Introduction to Pcie
    Practical introduction to PCI Express with FPGAs Michal HUSEJKO, John EVANS [email protected] IT-PES-ES v 1.0 Agenda • What is PCIe ? o System Level View o PCIe data transfer protocol • PCIe system architecture • PCIe with FPGAs o Hard IP with Altera/Xilinx FPGAs o Soft IP (PLDA) o External PCIe PHY (Gennum) v 1.0 System Level View • Interconnection • Top-down tree hierarchy • PCI/PCIe configuration space • Protocol v 1.0 Interconnection • Serial interconnection • Dual uni-directional • Lane, Link, Port • Scalable o Gen1 2.5/ Gen2 5.0/ Gen3 8.0 GT/s o Number of lanes in FPGAs: x1, x2, x4, x8 • Gen1/2 8b10b • Gen3 128b/130b v 1.0 Image taken from “Introduction to PCI Express” Tree hierarchy • Top-down tree hierarchy with single host • 3 types of devices: Root Complex, Endpoint, Switch • Point-to-point connection between devices without sideband signalling • 2 types of ports: downstream/upstream • Configuration space Image taken from “Introduction to PCI Express” v 1.0 PCIe Configuration space • Similar to PCI conf space – binary compatible for first 256 bytes • Defines device(system) capabilities • Clearly identifies device in the system o Device ID o Vendor ID o Function ID o All above • and defines memory space allocated to device. v 1.0 PCIe transfer protocol • Transaction categories • Protocol • Implementation of the protocol v 1.0 Transaction categories • Configuration – move downstream • Memory – address based routing • IO – address based routing • Message – ID based routing v 1.0 Transaction Types v 1.0 Table taken from “PCI
    [Show full text]
  • VMIVME-7648 Intel® Pentium® III Processor-Based Vmebus Single Board Computer
    VMIVME-7648 Intel® Pentium® III Processor-Based VMEbus Single Board Computer ® • Pentium III FC-PGA/PGA2 socket processor-based single board computer (SBC) with 133 MHz system bus • 1.26 GHz Pentium III processor with 256 Kbyte advanced transfer cache or 933 MHz Pentium III processor with 256 Kbyte advanced transfer cache • 512 Mbyte PC-133 SDRAM using a single SODIMM • Internal AGP SVGA controller with 4 Mbyte display cach ® • 133 MHz system bus via Intel 815E chipset • Dual Ethernet controllers supporting 10BaseT and 100BaseTX interfaces • Onboard Ultra DMA/100 hard drive and floppy drive controllers (uses VMEbus P2 for connection to IDE/floppy) • Two high performance 16550-compatible serial ports • PS/2-style keyboard and mouse ports on front panel • Real time clock and miniature speaker included L2 cache operates at the same clock frequency as the processor, thus • Dual front panel universal serial bus (USB) connections improving performance. • Two 16-bit and two 32-bit programmable timers • 32 Kbyte of nonvolatile SRAM DRAM Memory: The VMIVME-7648 accepts one 144-pin SDRAM • Software-selectable watchdog timer with reset SODIMM for a maximum memory capacity of 512 Mbyte. The onboard • Remote Ethernet booting DRAM is dual ported to the VMEbus. • PMC expansion site (IEEE-P1386 common mezzanine card standard, 5 V) BIOS: System and video BIOS are provided in reprogrammable flash • VME64 modes supported: memory (Rev. 1.02 is utilized from our VMIVME-7750 SBC). A32/A24/D32/D16/D08(EO)/MBLT64/BLT32 • VMEbus interrupt handler, interrupter and system controller Super VGA Controller: High-resolution graphics and multimedia- • Includes real time endian conversion hardware for little- quality video are supported on the VMIVME-7648 using the 815E AGP endian and big-endian data interfacing (patent no.
    [Show full text]