Getting Started with Your VXI-1394 Interface for Windows NT/98 And
Total Page:16
File Type:pdf, Size:1020Kb
Load more
Recommended publications
-
System Buses EE2222 Computer Interfacing and Microprocessors
System Buses EE2222 Computer Interfacing and Microprocessors Partially based on Computer Organization and Architecture by William Stallings Computer Electronics by Thomas Blum 2020 EE2222 1 Connecting • All the units must be connected • Different type of connection for different type of unit • CPU • Memory • Input/Output 2020 EE2222 2 CPU Connection • Reads instruction and data • Writes out data (after processing) • Sends control signals to other units • Receives (& acts on) interrupts 2020 EE2222 3 Memory Connection • Receives and sends data • Receives addresses (of locations) • Receives control signals • Read • Write • Timing 2020 EE2222 4 Input/Output Connection(1) • Similar to memory from computer’s viewpoint • Output • Receive data from computer • Send data to peripheral • Input • Receive data from peripheral • Send data to computer 2020 EE2222 5 Input/Output Connection(2) • Receive control signals from computer • Send control signals to peripherals • e.g. spin disk • Receive addresses from computer • e.g. port number to identify peripheral • Send interrupt signals (control) 2020 EE2222 6 What is a Bus? • A communication pathway connecting two or more devices • Usually broadcast (all components see signal) • Often grouped • A number of channels in one bus • e.g. 32 bit data bus is 32 separate single bit channels • Power lines may not be shown 2020 EE2222 7 Bus Interconnection Scheme 2020 EE2222 8 Data bus • Carries data • Remember that there is no difference between “data” and “instruction” at this level • Width is a key determinant of performance • 8, 16, 32, 64 bit 2020 EE2222 9 Address bus • Identify the source or destination of data • e.g. CPU needs to read an instruction (data) from a given location in memory • Bus width determines maximum memory capacity of system • e.g. -
A Technology Comparison Adopting Ultra-Wideband for Memsen’S File Sharing and Wireless Marketing Platform
A Technology Comparison Adopting Ultra-Wideband for Memsen’s file sharing and wireless marketing platform What is Ultra-Wideband Technology? Memsen Corporation 1 of 8 • Ultra-Wideband is a proposed standard for short-range wireless communications that aims to replace Bluetooth technology in near future. • It is an ideal solution for wireless connectivity in the range of 10 to 20 meters between consumer electronics (CE), mobile devices, and PC peripheral devices which provides very high data-rate while consuming very little battery power. It offers the best solution for bandwidth, cost, power consumption, and physical size requirements for next generation consumer electronic devices. • UWB radios can use frequencies from 3.1 GHz to 10.6 GHz, a band more than 7 GHz wide. Each radio channel can have a bandwidth of more than 500 MHz depending upon its center frequency. Due to such a large signal bandwidth, FCC has put severe broadcast power restrictions. By doing so UWB devices can make use of extremely wide frequency band while emitting very less amount of energy to get detected by other narrower band devices. Hence, a UWB device signal can not interfere with other narrower band device signals and because of this reason a UWB device can co-exist with other wireless devices. • UWB is considered as Wireless USB – replacement of standard USB and fire wire (IEEE 1394) solutions due to its higher data-rate compared to USB and fire wire. • UWB signals can co-exists with other short/large range wireless communications signals due to its own nature of being detected as noise to other signals. -
Mamaoma Writing EISA Bus Device Drivers
DEC OSF/l mamaoma Writing EISA Bus Device Drivers Part Number: AA-QOR6A-TE DEC OSF/1 Writing EISA Bus Device Drivers Order Number: AA-QOR6A-TE February 1994 Product Version: DEC OSF/1 Version 2.0 or higher This guide contains information systems engineers need to write device drivers that operate on the EISA bus. The guide describes EISA bus specific topics, including EISA bus architecture and the data structures that EISA bus drivers use. digital equipment corporation Maynard, Massachusetts Restricted Rights: Use, duplication, or disclosure by the U.S. Government is subject to restrictions as set forth in subparagraph (c) (1) (ii). Digital Equipment Corporation makes no representations that the use of its products in the manner described in this publication will not infringe on existing or future patent rights, nor do the descriptions contained in this publication imply the granting of licenses to make, use, or sell equipment or software in accordance with the description. Possession, use, or copying of the software described in this publication is authorized only pursuant to a valid written license from Digital or an authorized sublicensor. © Digital Equipment Corporation 1994 All rights reserved. The following are trademarks of Digital Equipment Corporation: ALL-IN-I, Alpha AXP, AXP, Bookreader, CDA, DDIS, DEC, DEC FUSE, DECnet, DEC station, DECsystem, DECUS, DECwindows, DTIF, MASSBUS, MicroVAX, Q-bus, ULTRIX, ULTRIX Mail Connection, ULTRIX Worksystem Software, UNIBUS, VAX, V AXstation, VMS, XUI, and the DIGITAL logo. UNIX is a registered trademark licensed exclusively by X/Open Company Limited. Open Software Foundation, OSF, OSFIl, OSFlMotif, and Motif are trademarks of the Open Software Foundation, Inc. -
Publication Title 1-1962
publication_title print_identifier online_identifier publisher_name date_monograph_published_print 1-1962 - AIEE General Principles Upon Which Temperature 978-1-5044-0149-4 IEEE 1962 Limits Are Based in the rating of Electric Equipment 1-1969 - IEEE General Priniciples for Temperature Limits in the 978-1-5044-0150-0 IEEE 1968 Rating of Electric Equipment 1-1986 - IEEE Standard General Principles for Temperature Limits in the Rating of Electric Equipment and for the 978-0-7381-2985-3 IEEE 1986 Evaluation of Electrical Insulation 1-2000 - IEEE Recommended Practice - General Principles for Temperature Limits in the Rating of Electrical Equipment and 978-0-7381-2717-0 IEEE 2001 for the Evaluation of Electrical Insulation 100-2000 - The Authoritative Dictionary of IEEE Standards 978-0-7381-2601-2 IEEE 2000 Terms, Seventh Edition 1000-1987 - An American National Standard IEEE Standard for 0-7381-4593-9 IEEE 1988 Mechanical Core Specifications for Microcomputers 1000-1987 - IEEE Standard for an 8-Bit Backplane Interface: 978-0-7381-2756-9 IEEE 1988 STEbus 1001-1988 - IEEE Guide for Interfacing Dispersed Storage and 0-7381-4134-8 IEEE 1989 Generation Facilities With Electric Utility Systems 1002-1987 - IEEE Standard Taxonomy for Software Engineering 0-7381-0399-3 IEEE 1987 Standards 1003.0-1995 - Guide to the POSIX(R) Open System 978-0-7381-3138-2 IEEE 1994 Environment (OSE) 1003.1, 2004 Edition - IEEE Standard for Information Technology - Portable Operating System Interface (POSIX(R)) - 978-0-7381-4040-7 IEEE 2004 Base Definitions 1003.1, 2013 -
VM E Bus S Ingle -B Oard C Om Puter
DATASHEET KEY FEATURES 2eSST VMEbus protocol with The Motorola MVME6100 The promise of the VME 320MB/s transfer rate across series provides more than just Renaissance is innovation, the VMEbus faster VMEbus transfer rates; it performance and investment provides balanced performance protection. The MVME6100 MPC7457 PowerPC® processor from the processor, memory series from Motorola delivers running at up to 1.267 GHz subsystem, local buses and I/O on this promise. The innovative 128-bit AltiVec coprocessor for subsystems. Customers looking design of the MVME6100 parallel processing, ideal for for a technology refresh for their provides a high performance data-intensive applications application, while maintaining platform that allows customers backwards compatibility with to leverage their investment in Up to 2GB of on-board DDR their existing VMEbus infra- their VME infrastructure. ECC memory and 128MB of structure, can upgrade to the fl ash memory for demanding The MVME6100 series supports MVME6100 series and applications booting a variety of operating take advantage of its enhanced systems including a complete Two 33/66/100 MHz PMC-X performance features. range of real-time operating sites allow the addition of systems and kernels. A VxWorks industry-standard, application- board support package and specifi c modules Linux support are available for Dual Gigabit Ethernet interfaces the MVME6100 series. for high performance networking The MVME6100 series is the fi rst VMEbus single-board computer (SBC) designed with the Tundra Tsi148 VMEbus interface chip offering two edge source synchronous transfer (2eSST) VMEbus performance. The 2eSST protocol enables the VMEbus to run at a practical bandwidth of 320MB/s in most cases. -
LPT, COM, 1394, USB, USB-C LPT IEEE 1284, LPT (Англ. Line Print Terminal; Также Параллельный Порт, По
LPT, COM, 1394, USB, USB-C LPT IEEE 1284, LPT (англ. Line Print Terminal; также параллельный порт, порт принтера) — международный стандарт параллельного интерфейса для подключения периферийных устройств персонального компьютера. В основном используется для подключения к компьютеру принтера, сканера и других внешних устройств (часто использовался для подключения внешних устройств хранения данных), однако может применяться и для других целей (организация связи между двумя компьютерами, подключение каких-либо механизмов телесигнализации и телеуправления). В основе данного стандарта лежит интерфейс Centronics и его расширенные версии (ECP, EPP). Название LPT образовано от наименования стандартного устройства принтера LPT1 (Line Printer Terminal или Line PrinTer) в операционных системах семейства MS-DOS. Параллельный порт Centronics — порт, используемый с 1981 года в персональных компьютерах фирмы IBM для подключения печатающих устройств, разработан фирмой Centronics Data Computer Corporation; уже давно стал стандартом де-факто, хотя в действительности официально на данный момент он не стандартизирован. Изначально этот порт был разработан только для симплексной (однонаправленной) передачи данных, так как предполагалось, что порт Centronics должен использоваться только для работы с принтером. Впоследствии разными фирмами были разработаны дуплексные расширения интерфейса (byte mode, EPP, ECP). Затем был принят международный стандарт IEEE 1284, описывающий как базовый интерфейс Centronics, так и все его расширения. Разъемы. Порт на стороне управляющего -
VMIVME-7648 Intel® Pentium® III Processor-Based Vmebus Single Board Computer
VMIVME-7648 Intel® Pentium® III Processor-Based VMEbus Single Board Computer ® • Pentium III FC-PGA/PGA2 socket processor-based single board computer (SBC) with 133 MHz system bus • 1.26 GHz Pentium III processor with 256 Kbyte advanced transfer cache or 933 MHz Pentium III processor with 256 Kbyte advanced transfer cache • 512 Mbyte PC-133 SDRAM using a single SODIMM • Internal AGP SVGA controller with 4 Mbyte display cach ® • 133 MHz system bus via Intel 815E chipset • Dual Ethernet controllers supporting 10BaseT and 100BaseTX interfaces • Onboard Ultra DMA/100 hard drive and floppy drive controllers (uses VMEbus P2 for connection to IDE/floppy) • Two high performance 16550-compatible serial ports • PS/2-style keyboard and mouse ports on front panel • Real time clock and miniature speaker included L2 cache operates at the same clock frequency as the processor, thus • Dual front panel universal serial bus (USB) connections improving performance. • Two 16-bit and two 32-bit programmable timers • 32 Kbyte of nonvolatile SRAM DRAM Memory: The VMIVME-7648 accepts one 144-pin SDRAM • Software-selectable watchdog timer with reset SODIMM for a maximum memory capacity of 512 Mbyte. The onboard • Remote Ethernet booting DRAM is dual ported to the VMEbus. • PMC expansion site (IEEE-P1386 common mezzanine card standard, 5 V) BIOS: System and video BIOS are provided in reprogrammable flash • VME64 modes supported: memory (Rev. 1.02 is utilized from our VMIVME-7750 SBC). A32/A24/D32/D16/D08(EO)/MBLT64/BLT32 • VMEbus interrupt handler, interrupter and system controller Super VGA Controller: High-resolution graphics and multimedia- • Includes real time endian conversion hardware for little- quality video are supported on the VMIVME-7648 using the 815E AGP endian and big-endian data interfacing (patent no. -
PC 97 Hardware Design Guide
Part 4 — Device Design Guidelines CHAPTER 21 Printers This chapter presents the requirements and recommendations for printers under the Microsoft Windows family of operating systems. Version 1.1 Includes changes to References for Printers Contents Overview for Printers.............................. ............... 312 Basic Printer Features............................. ................ 312 Basic Features for IEEE 1394 Printers. ................. 312 Basic Features for USB Printers . ............... 312 Basic Features for IEEE 1284 Printers. ................. 313 PC 97 Design for Printers .......................... ................ 314 Plug and Play for Printers. ............... 314 Power Management for Print Components . .............. 315 Device Drivers and Installation for Printers . .................... 315 References for Printers ............................ ................ 318 Checklist for Printers ............................. ................ 320 312 PC 97 Design — Part 4 Device Design Guidelines Overview for Printers This section presents the key design issues for printers under Microsoft Windows. Printers and other devices attached to parallel ports should be capable of high- speed, bidirectional data transfers. The design criteria for parallel devices follow those for parallel ports described in the “Serial, Parallel, and Wireless Support” chapter. The PC 97 requirements for printers and parallel ports seek to ensure the following: • Ensure maximum speed for transfer of parallel data between the system and the peripheral. • Ensure a true Plug and Play experience for users. Basic Printer Features This section summarizes the basic hardware requirements for printers for PC 97. Basic Features for IEEE 1394 Printers This section defines requirements for printers that use IEEE 1394. 1. Compliance with PC 97 requirements for IEEE 1394 Required This bus is recommended in PC 97 for support of fast, high-density data transfer. For information about implementing IEEE 1394 for PC 97, see the “IEEE 1394” chapter in Part 3 of this guide. -
From Camac to Wireless Sensor Networks and Time- Triggered Systems and Beyond: Evolution of Computer Interfaces for Data Acquisition and Control
Janusz Zalewski / International Journal of Computing, 15(2) 2016, 92-106 Print ISSN 1727-6209 [email protected] On-line ISSN 2312-5381 www.computingonline.net International Journal of Computing FROM CAMAC TO WIRELESS SENSOR NETWORKS AND TIME- TRIGGERED SYSTEMS AND BEYOND: EVOLUTION OF COMPUTER INTERFACES FOR DATA ACQUISITION AND CONTROL. PART I Janusz Zalewski Dept. of Software Engineering, Florida Gulf Coast University Fort Myers, FL 33965, USA [email protected], http://www.fgcu.edu/zalewski/ Abstract: The objective of this paper is to present a historical overview of design choices for data acquisition and control systems, from the first developments in CAMAC, through the evolution of their designs operating in VMEbus, Firewire and USB, to the latest developments concerning distributed systems using, in particular, wireless protocols and time-triggered architecture. First part of the overview is focused on connectivity aspects, including buses and interconnects, as well as their standardization. More sophisticated designs and a number of challenges are addressed in the second part, among them: bus performance, bus safety and security, and others. Copyright © Research Institute for Intelligent Computer Systems, 2016. All rights reserved. Keywords: Data Acquisition, Computer Control, CAMAC, Computer Buses, VMEbus, Firewire, USB. 1. INTRODUCTION which later became international standards adopted by IEC and IEEE [4]-[7]. The design and development of data acquisition The CAMAC standards played a significant role and control systems has been driven by applications. in developing data acquisition and control The earliest and most prominent of those were instrumentation not only for nuclear research, but applications in scientific experimentation, which also for research in general and for industry as well arose in the early sixties of the previous century, [8]. -
Single-Board Celeron Processor-Based Vmebus CPU User’S Manual GFK-2055
GE Fanuc Automation Programmable Control Products IC697VSC096 Single-Board Celeron Processor-Based VMEbus CPU User’s Manual GFK-2055 514-000431-000 A December 2001 GFL-002 Warnings, Cautions, and Notes as Used in this Publication Warning Warning notices are used in this publication to emphasize that hazardous voltages, currents, temperatures, or other conditions that could cause personal injury exist in this equipment or may be associated with its use. In situations where inattention could cause either personal injury or damage to equipment, a Warning notice is used. Caution Caution notices are used where equipment might be damaged if care is not taken. Note Notes merely call attention to information that is especially significant to understanding and operating the equipment. This document is based on information available at the time of its publication. While efforts have been made to be accurate, the information contained herein does not purport to cover all details or variations in hardware or software, nor to provide for every possible contingency in connection with installation, operation, or maintenance. Features may be described herein which are not present in all hardware and software systems. GE Fanuc Automation assumes no obligation of notice to holders of this document with respect to changes subsequently made. GE Fanuc Automation makes no representation or warranty, expressed, implied, or statutory with respect to, and assumes no responsibility for the accuracy, completeness, sufficiency, or usefulness of the information contained herein. No warranties of merchantability or fitness for purpose shall apply. The following are trademarks of GE Fanuc Automation North America, Inc. Alarm Master Genius PROMACRO Series Six CIMPLICITY Helpmate PowerMotion Series Three CIMPLICITY 90–ADS Logicmaster PowerTRAC VersaMax CIMSTAR Modelmaster Series 90 VersaPro Field Control Motion Mate Series Five VuMaster Genet ProLoop Series One Workmaster ©Copyright 2002 GE Fanuc Automation North America, Inc. -
NCR 53C700/53C700-66 SCSI 1/0 Processor Data Manual
NCR 53C700/53C700-66 SCSI 1/0 Processor Data Manual The product(s) described in this publication is a licensed product of NCR Corporation. TolerANT and SCSI SCRIPTS are registered trademarks of NCR Corporation. It is the policy of NCR Corporation to improve products as new technology, components, software, and firmware become available. NCR Corporation, therefore, reserves the right to change specifications without notice. NCR products are not intended for use in life-suppott appliances, devices, or systems. Use of an NCR product in such applications without the written consent ofthe appropriate NCR officer is prohibited. For information on updates to this or other NCR products, contact the NCR Microelectronic Products Division electronic bulletin board at (719) 596-1649. Copyright ©1993 By NCR Corporation Dayton, Ohio U.S.A. All Rights Reserved Printed in U.S.A. c Preface SCSI Specifications This manual assumes some prior knowledge of current and proposed SCSI standards. For background information, please contact: ANSI 11 West 42nd Street New York, NY 10036 (212) 642-4900 Ask for document number X3.131-1986 (SCSI-I) Global Engineering Documents 2805 McGaw Irvine, CA 92714 (800)-854-7179 or (714) 261-1455 .? Ask for document number X3.131-199X (SCSI-2) ENDL Publications 14426 Black Walnut Court Saratoga, CA 95070 (408) 867-6642 Document names: SCSI Bench Reference, SCSI Encyclopedia Prentice Hall Englewood Cliffs, NJ 07632 (201) 767-5937 Ask for document number ISBN 0-13-796855-8, SCSI: Understanding the Small Computer System Inter face NCR Microelectronic Products Division Electronic Bulletin Board (719) 596-1649 The SCSI Electronic Bulletin Board (719) 574-0424 NCR 53C700/53C700-66 Data Manual Revision Record Page No. -
Cable Discharge Event (CDE) Automated Test System Based on TLP Method
Cable Discharge Event (CDE) Automated Test System Based on TLP Method Draft V3-2016.03.18 Wei Huang, Jerry Tichenor Web: www.esdemc.com Email: [email protected] Tel: (+1) 573-202-6411 Fax: (+1) 877-641-9358 Address: 4000 Enterprise Drive, Suite 103, Rolla, MO, 65401 Cable Discharge Event (CDE) Background What is CDE Event ? A Cable Discharge Event (CDE) is electrostatic discharge(s) between metal of a cable connector and the mating cable connector or plug. It is very common in daily life. When CDE happens, transient high current and high voltage pulses are generated into the connector pins and cause potential damage to the system with connector. The pulse characteristic is determined by the cable type, cable length, physical arrangement of the cable and system with connector, and system with connector side circuitry. A Generic CDE System Concept Why understanding CDE robustness is important ? The discharge processes are complicated due to the number of pins involved and their connections to a system. In addition, the occurrence rate and severity of the static discharge is important to design a robust system. Basic System Features: A well repeatable test setup to reproduce cable discharge events Pulse injection level covers different types of cable connections Additional System Features: Automatic computer controlled test for all available connector pins Automatic remove DUT residue charge safely after each pulse safely Integrate current and voltage probes to monitor CDE events on each pin ESDEMC Collected Cable Pins and Practical Passive