Quickspecs HP Integrity Rx8640 Server Overview

Total Page:16

File Type:pdf, Size:1020Kb

Quickspecs HP Integrity Rx8640 Server Overview RETIRED: Retired products sold prior to the November 1, 2015 separation of Hewlett-Packard Company into Hewlett Packard Enterprise Company and HP Inc. may have older product names and model numbers that differ from current models. QuickSpecs HP Integrity rx8640 Server Overview HP Integrity rx8640 Server System Overview-Front View 1. Hot plug disks 4. Redundant hot-swap fans 2. Cell boards 5. PCI power supplies 3. Redundant hot-swap power 6. Removable media - DVD/DAT Integrity rx8640 Server System Overview-Rear View DA - 12471 Worldwide — Version 28 — August 1, 2009 Page 1 RETIRED: Retired products sold prior to the November 1, 2015 separation of Hewlett-Packard Company into Hewlett Packard Enterprise Company and HP Inc. may have older product names and model numbers that differ from current models. QuickSpecs HP Integrity rx8640 Server Overview 1. System backbone 4. Hot-swap redundant fans 2. Core I/O 5. Hot-plug PCI slots 3. 2N redundant power inputs At A Glance rx8640 Server Product Number (base) AB297A Standard System Features HP UX 11i v2 and HP UX 11i v3 operating system Microsoft Windows Server 2008 Linux RHEL AS 5 and AS 4 and SLES 10 SP 1. Mad9M rx8640 configuration not supported. OpenVMS V8.3-1H1 or higher (for Montvale). Mad9M rx8640 configurations not supported. External Ultra320 SCSI channel Two Internal Ultra320 SCSI channels, one channel to each internal disk 1 GbE LAN ports Management Processor technology with Integrated LAN console Rackmountable into HP 19 inch cabinets (factory or field integration) Rackmountable into some 3rd party cabinets Two hardware partitions (nPartitions) Four hardware partitions when configured with the Server Expansion Unit DA - 12471 Worldwide — Version 28 — August 1, 2009 Page 2 RETIRED: Retired products sold prior to the November 1, 2015 separation of Hewlett-Packard Company into Hewlett Packard Enterprise Company and HP Inc. may have older product names and model numbers that differ from current models. QuickSpecs HP Integrity rx8640 Server Overview Factory integration of processors, memory, disk drives, removable media drives, and I/O cards HP site planning and installation One year warranty with same business day on site service response Owner's Guide and General Usage media set DA - 12471 Worldwide — Version 28 — August 1, 2009 Page 3 RETIRED: Retired products sold prior to the November 1, 2015 separation of Hewlett-Packard Company into Hewlett Packard Enterprise Company and HP Inc. may have older product names and model numbers that differ from current models. QuickSpecs HP Integrity rx8640 Server HP Integrity rx8640 Server Flexible Advantage Starter (FAST) Base Systems The Flexible Advantage STarter base systems for the HP Integrity rx8640 Server allow for faster configurations due to the semi configured base system bundles. Configurations built from FAST base systems will have substantially lower prices than systems built from the parts. HP Integrity rx8640 Server FAST bundles Product Number1 Number of Intel dual Number of Cell Boards Number of Core I/O Number of Power core Itanium processors in bundle Cards in bundle Supplies in bundle AB443A 4 (4P/8C) 1 1 3 AB444A 8 (8P/16C) 2 1 4 AB446A 16 (16P/32C) 4 1 6 1 Includes base chassis and power supplies DA - 12471 Worldwide — Version 28 — August 1, 2009 Page 4 RETIRED: Retired products sold prior to the November 1, 2015 separation of Hewlett-Packard Company into Hewlett Packard Enterprise Company and HP Inc. may have older product names and model numbers that differ from current models. QuickSpecs HP Integrity rx8640 Server Standard Features Minimum System One active core in an Intel Dual core Itanium (1P/2C) processor One processor per cell board (Dual core Itanium requires one active core per cell board) One cell board 4GB memory module (1 pair of 2GB DIMMs) One core I/O One internal DVD drive for OpenVMS and Windows Two power cords 8 hot plug 33 /66 /133 /266 MHz 64 bit PCI X slots or 8 mix of hot plug 64 bit PCI X and PCIe x8 IO slots with adaptive signaling technology Maximum Server Sixteen (16) Intel Dual core Itanium (16P/32C) processors Capacities Four (4) processors per cell board Four (4) cell boards 512GB memory (32 pairs of 8 GB DIMMs) Four power cords, providing 2N power and dual grid support Four internal hot plug LVD SCSI disks Two removable media drives-DVD or DAT Sixteen PCI expansion cards Maximum capacities when configured with the Server Expansion Unit 2 (SEU 2): Four core I/O cards Eight internal hot plug LVD SCSI disks Four removable media drives-DVD or DAT 32 hot plug 33 /66 /133 /266 MHz 64 bit PCI X slots or 32 mix of hot plug 64 bit PCI X and PCIe x8 IO slots with adaptive signaling technology Standard System Features HP UX 11i v3 and HP UX 11i v2 operating system Microsoft Windows Server 2008 Linux RHEL AS 5 and AS 4 and SLES 10 SP 1. Mad9M rx8640 configuration not supported. OpenVMS V8.3 1H1 or higher (for 91X0N processors Montvale). Mad9M rx8640 configurations not supported. External Ultra320 SCSI channel Two Internal Ultra320 SCSI channels, one channel to each internal disk 1 GbE LAN ports Management Processor technology with Integrated LAN console Rackmountable into HP 19 inch cabinets (factory or field integration) Rackmountable into some 3rd party cabinets Two hardware partitions (nPartitions) Four hardware partitions when configured with the Server Expansion Unit Factory integration of processors, memory, disk drives, removable media drives, and I/O cards HP site planning and installation One year warranty with same business day on site service response Owner's Guide and General Usage media set DA - 12471 Worldwide — Version 28 — August 1, 2009 Page 5 RETIRED: Retired products sold prior to the November 1, 2015 separation of Hewlett-Packard Company into Hewlett Packard Enterprise Company and HP Inc. may have older product names and model numbers that differ from current models. QuickSpecs HP Integrity rx8640 Server Standard Features High Availability N+1 Hot swap cooling Redundant and hot swap power supplies Cell Hot plug (implemented as dynamic nPars in HP UX 11i v3) Hot plug disks 2N power inputs On line memory page deallocation ECC protected DDR II memory Full parity protection of data and address buses On chip processor cache with ECC protection Memory double chip spare Dynamic Processor resilience and deallocation (processor deallocation on failure) On line addition and replacement of PCI I/O cards UPS power management Four independent UltraSCSI buses to internal disks for mirroring across disks and controllers Journal file system (HP UX) Auto reboot On line diagnostics and system health monitor Microsoft Cluster Services for Windows Server 2008 HP StorageWorks Software for HP Integrity Servers running Windows Server 2008. Includes Cluster Extension XP and EVA, Continuous Access, Business Copy and SQL Server Fast Recovery HP OpenVMS Cluster Software Security Separate console LAN port for system management Password protection on console port Disablement of remote console ports Internet Server Functions Internet server (inetd) Domain name server Routing (OSPF, BIND, RIP, EGP, HELLO, gateD) Network Time Protocol Client Configuration Automatic configuration for printers, PCs, workstations, and X terminals (DHCP, Bootp, tftp, Services rbootp) Optional Web Services Netscape Communication Server Netscape Navigator Email Mail, MailX, ELM Sendmail, MIME, SMTP, ESMTP Remote Access Services Telnet, ftp, anonymous ftp server DA - 12471 Worldwide — Version 28 — August 1, 2009 Page 6 RETIRED: Retired products sold prior to the November 1, 2015 separation of Hewlett-Packard Company into Hewlett Packard Enterprise Company and HP Inc. may have older product names and model numbers that differ from current models. QuickSpecs HP Integrity rx8640 Server Configuration Configuration The HP Integrity rx8640 Server is a symmetrical multiprocessing (SMP) server supporting up to sixteen high performance Intel dual core Itanium processors (90X0 series or 91X0N series). The server supports HP's advanced sx2000 chip set. The rx8640 can be configured as a single SMP server or divided into up to four smaller, hardware partitioned (nPars), logical servers. Cell Boards A minimum of one and a maximum of four cells can be ordered in HP Integrity rx8640 Servers. Each cell can be purchased with up to four active Intel dual core Itanium processors (90X0 series or 91X0N series) or in combination with Instant Capacity processors. The rx8640 can support a mix of 90X0 and 91X0N series processors; however, within a single cell, all processors must be identical. The HP Integrity rx8640 and HP Integrity rx7640 (8 processor) servers share the same cell board. The rp8400/rp8420/rx8620 cell boards cannot be carried forward to the rx8640 server. Cell Details 4 processor slots (supporting up to eight processor cores with dual core) HP sx2000 cell controller 16 DDR-2 Memory DIMM slots DC-DC Power converters Manageability and Processor Dependent Hardware Circuitry Cell Board Configuration Cell boards are ordered individually Rules Minimum: 1 cell board; Maximum: 4 cell boards Cell slots 0 or 1 must be loaded first Recommended Cell board loading order: 0,1,2,3 Cell Board and Processor Cannot Mix Montecito processors with Mad9M on same cell board Mixing Rules Cannot Mix Montecito processors with Mad9M in same partition Cannot Mix Montecito processors with Montvale processors on same cell Cannot Mix Montecito processors with Montvale processors in same partition Cannot Mix Montecito 1.4GHZ with Montecito 1.6GHZ on same cell board or
Recommended publications
  • HP 9000 Rp4410-4 and Rp4440-8 Servers Data Sheet
    HP 9000 rp4410-4 and rp4440-8 Servers Data sheet From entry-class 2-processor systems up to the high-end, 128-way HP 9000 Superdome, the HP 9000 server family delivers world-class, high- performance computing to the Adaptive Enterprise. Powered by the new PA-8900 processor with increased performance—and running the HP-UX 11i operating environment—HP 9000 servers add greater strength to HP’s industry-leading server portfolio by integrating seamlessly into your existing IT infrastructure and providing the type of longevity that’s crucial to protecting your investment. HP introduces new 1-, 2-, and 4-way systems to its the high-availability features you’d expect in an enterprise HP 9000 family with the HP 9000 rp4410-4 Server, application server, and its elegant server design makes while offering improved 8-way scalability in the HP 9000 for easy installation, upgrading, and service. With rp4440-8 Server. Each server offers up to 128 GB of excellent performance scalability and dense form factor, memory, runs the rock-solid HP-UX 11i operating system, the HP 9000 rp4410-4 and rp4440-8 Servers deliver the and is powered by the new PA-8900 processor, which performance required for critical business applications delivers improved performance and larger memory cache such as ERP, CRM, and e-commerce—while conserving IT than before. The HP 9000 rp4400 server series has all of funds and data-center space. Key features: Key benefits: HP 9000 rp4410-4 and rp4440-8 HP 9000 rp4410-4 and rp4440-8 Servers Servers • Latest generation of PA-RISC PA-8900
    [Show full text]
  • Hp 9000 & Hp-Ux
    HP 9000 & HP-UX 11i: Roadmap & Updates Ric Lewis Mary Kwan Director, Planning & Strategy Sr. Product Manager Hewlett-Packard Hewlett-Packard © 2004 Hewlett-Packard Development Company, L.P. The information contained herein is subject to change without notice Agenda • HP Integrity & HP 9000 Servers: Roadmap and Updates • HP-UX 11i : Roadmap & Updates HP-UX 11i - Proven foundation for the Adaptive Enterprise 2 HP’s industry standards-based server strategy Moving to 3 leadership product lines – built on 2 industry standard architectures Current Future HP NonStop server Industry standard Mips HP NonStop HP Integrity server Common server Itanium® technologies Itanium® Enabling larger • Adaptive HP 9000 / investment in HP Integrity Management e3000 server value-add PA-RISC server innovation Itanium® • Virtualization HP AlphaServer systems • HA Alpha HP ProLiant server • Storage HP ProLiant server x86 • Clustering x86 3 HP 9000 servers Max. CPUs Up to 128-way • 4 to 128 PA-8800 processors (max. 64 per partition) HP Superdome scalability with hard 128 and virtual partitioning • Up to 1 TB memory server for leading • 192 PCI-X slots (with I/O expansion) consolidation • Up to 16 hard partitions • 2 to 32 PA-8800 processors HP 9000 32-way scalability 32 with virtual and hard • Up to 128 GB memory rp8420-32 server partitioning for • 32 PCI-X slots (with SEU) consolidation • Up to 4 hard partitions (with SEU) • 2 servers per 2m rack 16-way flexibility • 2 to 16 PA-8800 processors with high • Up to 64 GB memory HP 9000 16 performance, • 15 PCI-X slots
    [Show full text]
  • 5 Microprocessors
    Color profile: Disabled Composite Default screen BaseTech / Mike Meyers’ CompTIA A+ Guide to Managing and Troubleshooting PCs / Mike Meyers / 380-8 / Chapter 5 5 Microprocessors “MEGAHERTZ: This is a really, really big hertz.” —DAVE BARRY In this chapter, you will learn or all practical purposes, the terms microprocessor and central processing how to Funit (CPU) mean the same thing: it’s that big chip inside your computer ■ Identify the core components of a that many people often describe as the brain of the system. You know that CPU CPU makers name their microprocessors in a fashion similar to the automobile ■ Describe the relationship of CPUs and memory industry: CPU names get a make and a model, such as Intel Core i7 or AMD ■ Explain the varieties of modern Phenom II X4. But what’s happening inside the CPU to make it able to do the CPUs amazing things asked of it every time you step up to the keyboard? ■ Install and upgrade CPUs 124 P:\010Comp\BaseTech\380-8\ch05.vp Friday, December 18, 2009 4:59:24 PM Color profile: Disabled Composite Default screen BaseTech / Mike Meyers’ CompTIA A+ Guide to Managing and Troubleshooting PCs / Mike Meyers / 380-8 / Chapter 5 Historical/Conceptual ■ CPU Core Components Although the computer might seem to act quite intelligently, comparing the CPU to a human brain hugely overstates its capabilities. A CPU functions more like a very powerful calculator than like a brain—but, oh, what a cal- culator! Today’s CPUs add, subtract, multiply, divide, and move billions of numbers per second.
    [Show full text]
  • Opinion Ten Reasons Why HP’S Itanium-Based Servers Have Reached the Point-Of-No-Return
    Opinion Ten Reasons Why HP’s Itanium-based Servers Have Reached the Point-of-No-Return Executive Summary Hewlett-Packard (HP) refers to its HP Integrity and Integrity NonStop Itanium-based servers as “business critical systems”. In Q4, 2007, HP sold over $1 billion of these business critical systems. But, since then, due to a number of factors, Itanium-based server sales have declined significantly. Over the past year, business critical systems sales have hovered in the $400 million range per quarter, an almost 60% decline as compared with the 2007 high-mark. From our perspective, HP’s Itanium-based servers have now achieved a form of stasis (a medical term that refers to an inactive state). We expect a rise in Itanium business this quarter (due to pent-up demand for the new Itanium 9500), but we also expect that – within in a few quarters – underlying, dogging problems will again drive Itanium business downward. These problems include HP’s financial woes; increased competition (particularly from Intel x86-based servers); market factors (such as the market move toward Linux and a market preference for x86 architecture); a broken ecosystem (where HP has actually had to take legal action to get a business partner to keep supporting its independent software on Itanium-based platforms); an ill-founded Itanium recovery plan known as “converged infrastructure”; and more (in fact, we list a total of ten reasons why we believe HP’s Itanium-based servers have reached the point-of-no- return on page 2 of this Opinion)… In this Opinion , Clabby Analytics describes why we believe that HP’s business critical Integrity servers have now reached the point-of-no-return.
    [Show full text]
  • Meet the HP Superdome Servers
    Overview of the HP 9000 rp3410-2, rp3440-4, rp4410-4, and rp4440-8 Servers A technical white paper from HP Executive summary............................................................................................................................... 3 Introducing the PA-8900 processor ........................................................................................................ 3 Introducing the HP 9000 rp4410-4 Server.............................................................................................. 4 HP 9000 PA-8900–based servers.......................................................................................................... 4 HP 9000 rp3410-2 and 3440-4 Servers ................................................................................................ 4 HP 9000 rp3410-2 Server at a glance ............................................................................................... 4 HP 9000 rp3410-2 Server details...................................................................................................... 4 HP 9000 rp3410-2 Server product specifications............................................................................. 4 Physical and environmental specifications ....................................................................................... 6 HP 9000 rp3440-4 Server at a glance ............................................................................................... 6 HP 9000 rp3440-4 Server details.....................................................................................................
    [Show full text]
  • The IA-32 Processor Architecture
    The IA-32 processor architecture Nicholas FitzRoy-Dale Document Revision: 1 Date: 2006/05/30 22:31:24 [email protected] http://www.cse.unsw.edu.au/∼disy/ Operating Systems and Distributed Systems Group School of Computer Science and Engineering The University of New South Wales UNSW Sydney 2052, Australia 1 Introduction This report discusses the most common instruction set architecture for desktop microprocessors: IA- 32. From a programmer’s perspective, IA-32 has not changed changed significantly since its introduc- tion with the Intel 80386 processor in 1985. IA-32 implementations, however, have undergone dra- matic changes in order to stay competitive with more modern architectures, particularly in the area of instruction-level parallelism. This report discusses the history of IA-32, and then the architectural features of recent IA-32 im- plementations, with particular regard to caching, multiprocessing, and instruction-level parallelism. An archtectural description is not particularly useful in isolation. Therefore, to provide context, each as- pect is compared with analogous features of other architectures, with particular attention paid to the RISC-style ARM processor and the VLIW-inspired Itanium. 2 A brief history of IA-32 IA-32 first appeared with the 80386 processor, but the architecture was by no means completely new. IA-32’s 8-bit predecessor first appeared in the Datapoint 2200 programmable terminal, released in 1971. Under contract to produce a single-chip version of the terminal’s multiple-chip TTL design, Intel’s im- plementation, the 8008, was not included in the terminal. Intel released the chip in 1972.
    [Show full text]
  • Intel Itanium 2 Processors Get Faster Bus Architecture 18 July 2005
    Intel Itanium 2 Processors Get Faster Bus Architecture 18 July 2005 Intel Corporation today introduced two Intel Itanium based servers. 2 processors which deliver better performance over the current generation for database, business The improved front side bus bandwidth allows for intelligence, enterprise resource planning and 10.6 gigabits of data per second to pass from the technical computing applications. processor to other system components. In contrast, the current generation 400 MHz FSB transfers 6.4 For the first time, Itanium 2 processors have a 667 gigabits of data per second. The ability to move megahertz (MHz) front side bus (FSB), which more data in a very short period of time is critical to connects and transfers data between the compute intensive applications in the scientific, oil microprocessor, chipset and system's main and gas and government industries. memory. Servers designed to utilize the new bus are expected to deliver more than 65 percent Hitachi, which will adopt the new Itanium 2 greater system bandwidth over servers designed processors with the 667 FSB into new Hitachi with current Itanium 2 processors with a 400 MHz BladeSymphony* servers coming in the next 30 FSB. This new capability will help set the stage for days, has also designed a chipset (the the forthcoming dual core Itanium processor, communications controller between the processor codenamed "Montecito," which will feature the and the rest of the computer system) to take same bus architecture. advantage of the new bus architecture. "Intel continues to bring new capabilities to the Platforms using Montecito are expected to deliver Itanium architecture, evolving the platform to up to twice the performance, up to three times the further improve performance for data intensive system bandwidth, and more than 2 1/2 times as tasks," said Kirk Skaugen, general manager of much on-die cache as the current generation of Intel's Server Platforms Group.
    [Show full text]
  • Virtualizing Legacy PA-RISC Based Servers and Applications
    Virtualizing Legacy PA-RISC Based Servers and Applications Patrick Wallek Critical Systems Software Engineer Service IT Direct ©2018 Service IT Direct, Inc. All rights reserved. Virtualizing Legacy PA-RISC Based Servers and Applications Table of Contents Abstract 3 Customer Problems 3 Customer 1 Legacy Configuration 4 Test & Development Servers 4 Production Servers 4 Totals 5 Customer 2 Legacy Configuration 6 Servers & Storage 6 Totals 7 Solution 8 What are HP9000 Containers? 8 Customer 1 Solution 9 Customer 2 Solution 10 Container Setup 11 Conclusion 12 About Service IT Direct 13 2 www.serviceitdirect.com ©2018 Service IT Direct, Inc. All rights reserved. Virtualizing Legacy PA-RISC Based Servers and Applications Abstract Hewlett Packard Enterprise (HPE) offers a product called HPE 9000 Containers. This product allows you to virtualize older, legacy, PA-RISC based HP-UX servers and their applications onto newer Itanium-based HP-UX servers. In this white paper we will explore how Service IT Direct has used this product with two of its customers to increase their application performance and availability while decreasing rack space usage, power and cooling requirements, and maintenance costs. Customer Problems Service IT Direct was approached by two customers asking for a solution that would allow them to modernize their aging PA-RISC based hardware, running HP-UX, and storage environment. However, they still need to run legacy versions of the HP-UX operating system and their databases and applications currently in production. Some of the reasons given for this request were: age of the hardware; increasing number of service calls for the hardware; increasing cost of hardware maintenance; system and application performance, or lack thereof; lack of system redundancy; rack space usage; power inefficiency.
    [Show full text]
  • Intel® Itanium™ Processor- Specific Application Binary Interface (ABI)
    Intel® Itanium™ Processor- specific Application Binary Interface (ABI) May 2001 Document Number: 245370-003 Information in this document is provided in connection with Intel® products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked “reserved” or “undefined.” Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The Itanium processor may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order. Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or by visiting Intel’s website at http://developer.intel.com/design/litcentr.
    [Show full text]
  • Hardware-Enabled Security: 3 Enabling a Layered Approach to Platform Security for Cloud 4 and Edge Computing Use Cases
    1 Draft NISTIR 8320 2 Hardware-Enabled Security: 3 Enabling a Layered Approach to Platform Security for Cloud 4 and Edge Computing Use Cases 5 6 Michael Bartock 7 Murugiah Souppaya 8 Ryan Savino 9 Tim Knoll 10 Uttam Shetty 11 Mourad Cherfaoui 12 Raghu Yeluri 13 Akash Malhotra 14 Karen Scarfone 15 16 17 18 This publication is available free of charge from: 19 https://doi.org/10.6028/NIST.IR.8320-draft 20 21 22 23 Draft NISTIR 8320 24 Hardware-Enabled Security: 25 Enabling a Layered Approach to Platform Security for Cloud 26 and Edge Computing Use Cases 27 Michael Bartock 28 Murugiah Souppaya 29 Computer Security Division 30 Information Technology Laboratory 31 32 Ryan Savino 33 Tim Knoll 34 Uttam Shetty 35 Mourad Cherfaoui 36 Raghu Yeluri 37 Intel Data Platforms Group 38 Santa Clara, CA 39 40 Akash Malhotra 41 AMD Product Security and Strategy Group 42 Austin, TX 43 44 Karen Scarfone 45 Scarfone Cybersecurity 46 Clifton, VA 47 48 49 50 May 2021 51 52 53 54 U.S. Department of Commerce 55 Gina Raimondo, Secretary 56 57 National Institute of Standards and Technology 58 James K. Olthoff, Performing the Non-Exclusive Functions and Duties of the Under Secretary of Commerce 59 for Standards and Technology & Director, National Institute of Standards and Technology 60 National Institute of Standards and Technology Interagency or Internal Report 8320 61 58 pages (May 2021) 62 This publication is available free of charge from: 63 https://doi.org/10.6028/NIST.IR.8320-draft 64 Certain commercial entities, equipment, or materials may be identified in this document in order to describe an 65 experimental procedure or concept adequately.
    [Show full text]
  • Intel® Itanium™ Processor Microarchitecture Overview
    Itanium™ Processor Microarchitecture Overview Intel® Itanium™ Processor Microarchitecture Overview Harsh Sharangpani Principal Engineer and IA-64 Microarchitecture Manager Intel Corporation ® Microprocessor Forum October 5-6, 1999 Itanium™ Processor Microarchitecture Overview Unveiling the Intel® Itanium™ Processor Design l Leading-edge implementation of IA-64 architecture for world-class performance l New capabilities for systems that fuel the Internet Economy l Strong progress on initial silicon ® Microprocessor Forum 2 October 5-6, 1999 Itanium™ Processor Microarchitecture Overview Itanium™ Processor Goals l World-class performance on high-end applications – High performance for commercial servers – Supercomputer-level floating point for technical workstations l Large memory management with 64-bit addressing l Robust support for mission critical environments – Enhanced error correction, detection & containment l Full IA-32 instruction set compatibility in hardware l Deliver across a broad range of industry requirements – Flexible for a variety of OEM designs and operating systems Deliver world-class performance and features for servers & workstations and emerging internet applications ® Microprocessor Forum 3 October 5-6, 1999 Itanium™ Processor Microarchitecture Overview EPIC Design Philosophy ì Maximize performance via EPICEPIC hardware & software synergy ì Advanced features enhance instruction level parallelism ìPredication, Speculation, ... ì Massive hardware resources for parallel execution VLIW OOO / SuperScalar ì High performance
    [Show full text]
  • Branchscope: a New Side-Channel Attack on Directional Branch Predictor
    Session 8A: Security and Protection ASPLOS’18, March 24–28, 2018, Williamsburg, VA, USA BranchScope: A New Side-Channel Attack on Directional Branch Predictor Dmitry Evtyushkin Ryan Riley College of William and Mary Carnegie Mellon University in Qatar [email protected] [email protected] Nael Abu-Ghazaleh Dmitry Ponomarev University of California Riverside Binghamton University [email protected] [email protected] Abstract Support for Programming Languages and Operating Systems (AS- We present BranchScope — a new side-channel attack where PLOS’18). ACM, New York, NY, USA, 15 pages. https://doi.org/10. the attacker infers the direction of an arbitrary conditional 1145/3173162.3173204 branch instruction in a victim program by manipulating the shared directional branch predictor. The directional compo- nent of the branch predictor stores the prediction on a given 1 Introduction branch (taken or not-taken) and is a different component Modern microprocessors rely on branch prediction units from the branch target buffer (BTB) attacked by previous (BPUs) to sustain uninterrupted instruction delivery to the work. BranchScope is the first fine-grained attack on the di- execution pipeline across conditional branches. When multi- rectional branch predictor, expanding our understanding of ple processes execute on the same physical core, they share the side channel vulnerability of the branch prediction unit. a single BPU. While attractive from utilization and complex- Our attack targets complex hybrid branch predictors with ity considerations, the sharing potentially opens the door unknown organization. We demonstrate how an attacker an attacker to manipulate the shared BPU state, create a can force these predictors to switch to a simple 1-level mode side-channel, and derive a direction or target of a branch to simplify the direction recovery.
    [Show full text]