DOCSLIB.ORG

ARM's Mali Graphics P/E 46.5X 37.1X 33.0X 28.9X Technology

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text

Load more

INDEPENDENT RESEARCH ARM Holdings 7th December 2015 Cash me if you can Semiconductors Fair Value 1310p (price 1,122p) BUY Coverage initiated Bloomberg ARM.LN ARM Holdings designs and licences processors used by a large Reuters ARM.L majority of industry players. The group was one of the main winners 12-month High / Low (p) 1,205 / 848.5 of the smartphones wave such that the share price has rocketed from Market capitalisation (GBPm) 15,766 Enterprise Value (BG estimates GBPm) 14,799 75p in 2009 to more than 1100p these days. As we go into 2016, Avg. 6m daily volume ('000 shares) 4,640 questions primarily concern sources of future growth. We have Free Float 79.4% identified in particular, network infrastructure, servers, IoT and the 3y EPS CAGR 17.3% Gearing (12/14) -44% increasing adoption of ARM technologies enabling a rise in the Dividend yields (12/15e) 0.66% royalty rate per chip. In all, we have factored in average EPS growth of 16% for the next three years and value the share at 1310p (upside of YE December 12/14 12/15e 12/16e 12/17e 18%). Revenue (GBPm) 795.20 965.82 1,104 1,226 EBITA GBPm) 400.4 498.1 559.6 634.9 Op.Margin (%) 50.3 51.6 50.7 51.8 Further potential in smartphones! Although we have noted a Diluted EPS (p) 24.12 30.21 33.95 38.89 slowdown in smartphone sales momentum, we believe the group could EV/Sales 18.99x 15.32x 13.08x 11.45x benefit from 1/ moves upscale in processors (from 32-bits to 64-bits), 2/ EV/EBITDA 34.6x 27.3x 23.6x 20.3x EV/EBITA 37.7x 29.7x 25.8x 22.1x the multiplication of cores and 3/ the adoption of ARM's Mali graphics P/E 46.5x 37.1x 33.0x 28.9x technology. In all, we expect average growth potential of 11% between ROCE 36.6 46.7 53.2 62.5 2014 and 2018e in royalty revenues from smartphone processors. Fresh sources of growth at hand! Whereas the market is focusing on 1215.7 momentum in global smartphone sales and is waiting impatiently for the 1165.7 1115.7 emergence of servers based on ARM's processors, we believe that 1065.7 network infrastructure offers more opportunities for the group in the 1015.7 short term. Significant changes are underway in usages and technologies 965.7 915.7 used in this segment and these are clearly beneficial to ARM. In contrast, 865.7 we do not expect the servers segment to be visible before 2018, when we 815.7 expect it to genuinely take off. 765.7 04/06/14 04/09/14 04/12/14 04/03/15 04/06/15 04/09/15 04/12/15 ARM HOLDINGS SXX EUROPE 600 Unrivalled value creation. In historical terms, the group has proven that it has created a sufficiently flexible business model to generate FCF of close to 100% of net profit on a stable basis. With an ROIC/WACC differential of almost 18 points on average over the past five years, ARM's business model clearly generates value for its shareholders. As such, we believe that with a profile such as this and 12m forward P/E of 33.3x, i.e. close to five-year low levels, the share harbours upside potential. Our valuation (DCF and peer comparison) points to upside of more than 18%. Analyst: Sector Analyst Team: Dorian Terral Richard-Maxime Beaudoux 33(0) 1.56.68.75.92 Thomas Coudry [email protected] Gregory Ramirez r r ARM Holdings Simplified Profit & Loss Account (GBPm) 31/12/12 31/12/13 31/12/14 31/12/15e 31/12/16e 31/12/17e 31/12/18e Revenues 577 715 795 966 1,104 1,226 1,364 Change (%) 17.3% 23.9% 11.3% 21.5% 14.3% 11.1% 11.3% Adjusted EBITDA 282 445 437 543 611 692 781 Adjusted EBIT 263 351 400 498 560 635 718 EBIT 208 153 309 405 450 520 589 Change (%) 39.6% -26.3% 101% 30.9% 11.3% 15.4% 13.4% Financial results 13.6 13.2 11.0 12.1 13.2 13.5 13.6 Pre-Tax profits 221 163 317 412 458 527 598 Tax (71.4) (73.4) (68.6) (82.1) (91.7) (97.3) (110) Net profit 161 105 255 340 379 443 503 Adjusted net profit 205 291 343 428 481 551 622 Change (%) 19.7% 41.7% 17.9% 24.9% 12.4% 14.5% 12.8% Cash Flow Statement (GBPm) Depreciation & amortisation 18.8 94.3 36.6 44.9 51.3 57.0 63.4 Change in working capital (80.7) 33.2 (45.5) 7.6 6.1 5.4 6.1 Operating cash flows 157 315 342 476 526 601 681 Capex, net (25.9) (45.3) (30.4) (38.6) (38.6) (42.9) (47.8) Free Cash flow 131 270 311 437 488 558 634 Acquisition, net (7.5) (24.8) (12.8) (3.5) 0.0 0.0 0.0 Financial investments, net 8.8 (3.4) (2.8) (0.69) (5.5) (6.1) (6.8) Dividends (51.8) (68.9) (86.1) (104) (134) (166) (172) Issuance of shares 8.3 5.9 (60.1) (42.2) 0.0 0.0 0.0 Issuance (repayment) of debt (3.3) (4.4) (7.6) (2.7) 0.0 0.0 0.0 Other (50.9) 28.8 (57.1) 10.3 13.2 13.5 13.6 Net debt (381) (584) (668) (967) (1,329) (1,729) (2,197) Balance Sheet (GBPm) Tangible fixed assets 36.1 33.6 43.4 24.1 2.0 (22.5) (49.8) Intangibles assets & goodwill 531 609 644 661 672 684 698 Investments 164 149 221 221 225 229 234 Company description Deferred tax assets 84.0 72.2 64.8 64.9 64.9 64.9 64.9 ARM is a UK group specialised in the Other non-current assets 2.0 1.6 1.7 1.7 1.7 1.7 1.7 Cash & equivalents 386 588 675 969 1,331 1,731 2,199 design of processor architectures and Current assets 264 185 187 227 259 287 319 graphic chips. Virtually all Total assets 1,467 1,638 1,837 2,169 2,555 2,976 3,467 semiconductor players are licencees of Shareholders' equity 1,206 1,311 1,528 1,823 2,172 2,558 3,012 the group and use the designs Provisions 24.2 45.1 45.6 45.6 45.6 45.6 45.6 Deferred tax liabilities 16.6 18.9 32.3 32.3 32.3 32.3 32.3 developed by ARM to help them Current liabilities 214 259 225 265 304 337 376 design their own chips. ARM has L & ST Debt 5.8 4.2 6.5 2.0 2.0 2.0 2.0 benefited massively from the boom in Total Liabilities 1,467 1,638 1,837 2,169 2,555 2,976 3,467 smartphones, 85% of which use Capital employed 826 728 860 857 843 830 815 processors based on an ARM Ratios architecture. To continue expanding, Gross margin 94.83 94.79 95.52 96.10 96.20 96.30 96.60 Adjusted operating margin 45.58 49.10 50.35 51.57 50.70 51.80 52.60 the group now needs to develop new Tax rate 32.32 45.14 21.67 19.92 20.01 18.45 18.36 growth sources including IoT, servers Adjusted Net margin 35.56 40.68 43.10 44.32 43.60 44.97 45.56 and networking infrastructure. ROE (after tax) 13.32 7.98 16.71 18.67 17.43 17.33 16.70 ROCE (after tax) 21.58 26.98 36.58 46.69 53.24 62.55 72.04 Gearing (31.55) (44.51) (43.73) (53.02) (61.18) (67.56) (72.94) Shareholders Pay out ratio 31.78 65.09 33.36 30.45 35.05 37.11 34.02 Number of shares, diluted 1,396 1,412 1,421 1,417 1,417 1,417 1,417 BlackRock Baillie Gifford 5.0% 5.1% Thornburg Data per Share (p) Investment EPS 11.68 7.50 18.16 24.21 26.92 31.52 35.76 5.0% Restated EPS 14.73 20.59 24.12 30.21 33.95 38.89 43.86 % change 18.3% 39.8% 17.1% 25.2% 12.4% 14.5% 12.8% FMR BVPS 0.86 0.93 1.08 1.29 1.53 1.81 2.13 4.9% Operating cash flows 0.11 0.22 0.24 0.34 0.37 0.42 0.48 FCF 0.09 0.19 0.22 0.31 0.34 0.39 0.45 Treasury shares Net dividend 3.71 4.88 6.06 7.37 9.43 11.70 12.17 0.6% Other free float 79.4% Source: Company Data; Bryan, Garnier & Co ests. 2 ARM Holdings Table of contents 1. Investment Case ...........................................................................................................................................4 2. A specific business model ..........................................................................................................................5 2.1. Snapshot: digital architect ...................................................................................................5 2.1. Licence to kill… competition ............................................................................................ 7 2.2. Royal(ties) family: processors for everything! ................................................................. 9 3. What sources of fresh growth for ARM? ............................................................................................. 11 3.1. Enterprise infrastructure: where are the servers? ........................................................ 11 3.2. Network infrastructure: connection underway! ............................................................
Recommended publications
  • EEMBC and the Purposes of Embedded Processor Benchmarking Markus Levy, President

    EEMBC and the Purposes of Embedded Processor Benchmarking Markus Levy, President

    EEMBC and the Purposes of Embedded Processor Benchmarking Markus Levy, President ISPASS 2005 Certified Performance Analysis for Embedded Systems Designers EEMBC: A Historical Perspective • Began as an EDN Magazine project in April 1997 • Replace Dhrystone • Have meaningful measure for explaining processor behavior • Developed business model • Invited worldwide processor vendors • A consortium was born 1 EEMBC Membership • Board Member • Membership Dues: $30,000 (1st year); $16,000 (subsequent years) • Access and Participation on ALL Subcommittees • Full Voting Rights • Subcommittee Member • Membership Dues Are Subcommittee Specific • Access to Specific Benchmarks • Technical Involvement Within Subcommittee • Help Determine Next Generation Benchmarks • Special Academic Membership EEMBC Philosophy: Standardized Benchmarks and Certified Scores • Member derived benchmarks • Determine the standard, the process, and the benchmarks • Open to industry feedback • Ensures all processor/compiler vendors are running the same tests • Certification process ensures credibility • All benchmark scores officially validated before publication • The entire benchmark environment must be disclosed 2 Embedded Industry: Represented by Very Diverse Applications • Networking • Storage, low- and high-end routers, switches • Consumer • Games, set top boxes, car navigation, smartcards • Wireless • Cellular, routers • Office Automation • Printers, copiers, imaging • Automotive • Engine control, Telematics Traditional Division of Embedded Applications Low High Power
  • 1 Intel CEO Remarks Pat Gelsinger Q2'21 Earnings Webcast July 22

    1 Intel CEO Remarks Pat Gelsinger Q2'21 Earnings Webcast July 22

    Intel CEO Remarks Pat Gelsinger Q2’21 Earnings Webcast July 22, 2021 Good afternoon, everyone. Thanks for joining our second-quarter earnings call. It’s a thrilling time for both the semiconductor industry and for Intel. We're seeing unprecedented demand as the digitization of everything is accelerated by the superpowers of AI, pervasive connectivity, cloud-to-edge infrastructure and increasingly ubiquitous compute. Our depth and breadth of software, silicon and platforms, and packaging and process, combined with our at-scale manufacturing, uniquely positions Intel to capitalize on this vast growth opportunity. Our Q2 results, which exceeded our top and bottom line expectations, reflect the strength of the industry, the demand for our products, as well as the superb execution of our factory network. As I’ve said before, we are only in the early innings of what is likely to be a decade of sustained growth across the industry. Our momentum is building as once again we beat expectations and raise our full-year revenue and EPS guidance. Since laying out our IDM 2.0 strategy in March, we feel increasingly confident that we're moving the company forward toward our goal of delivering leadership products in every category in which we compete. While we have work to do, we are making strides to renew our execution machine: 7nm is progressing very well. We’ve launched new innovative products, established Intel Foundry Services, and made operational and organizational changes to lay the foundation needed to win in the next phase of our company’s great history. Here at Intel, we’re proud of our past, pragmatic about the work ahead, but, most importantly, confident in our future.
  • SIMD Extensions

    SIMD Extensions

    SIMD Extensions PDF generated using the open source mwlib toolkit. See http://code.pediapress.com/ for more information. PDF generated at: Sat, 12 May 2012 17:14:46 UTC Contents Articles SIMD 1 MMX (instruction set) 6 3DNow! 8 Streaming SIMD Extensions 12 SSE2 16 SSE3 18 SSSE3 20 SSE4 22 SSE5 26 Advanced Vector Extensions 28 CVT16 instruction set 31 XOP instruction set 31 References Article Sources and Contributors 33 Image Sources, Licenses and Contributors 34 Article Licenses License 35 SIMD 1 SIMD Single instruction Multiple instruction Single data SISD MISD Multiple data SIMD MIMD Single instruction, multiple data (SIMD), is a class of parallel computers in Flynn's taxonomy. It describes computers with multiple processing elements that perform the same operation on multiple data simultaneously. Thus, such machines exploit data level parallelism. History The first use of SIMD instructions was in vector supercomputers of the early 1970s such as the CDC Star-100 and the Texas Instruments ASC, which could operate on a vector of data with a single instruction. Vector processing was especially popularized by Cray in the 1970s and 1980s. Vector-processing architectures are now considered separate from SIMD machines, based on the fact that vector machines processed the vectors one word at a time through pipelined processors (though still based on a single instruction), whereas modern SIMD machines process all elements of the vector simultaneously.[1] The first era of modern SIMD machines was characterized by massively parallel processing-style supercomputers such as the Thinking Machines CM-1 and CM-2. These machines had many limited-functionality processors that would work in parallel.
  • Recent International Trade Commission Representations

    Recent International Trade Commission Representations

    Recent International Trade Commission Representations Certain Mobile Electronic Devices and Radio Frequency and Processing Components Thereof (II), Inv. No. 337-TA-1093 (ITC 2019). Quinn Emanuel was lead counsel for Qualcomm in a patent infringement action against Apple in the International Trade Commission. Qualcomm alleged that Apple engaged in the unlawful importation and sale of iPhones that infringe one or more claims of five Qualcomm patents covering key technologies that enable important features and function in the iPhones. After a seven day hearing, Administrative Law Judge McNamara issued an Initial Determination finding for Qualcomm on all issues related to claim 1 of U.S. Patent 8,063,674 related to an improved “Power on Control” circuit. ALJ McNamara recommended that the Commission issue a limited exclusion order with respect to the accused iPhone devices. Although the case settled shortly after AJ McNamara recommended the exclusion order, the order would have resulted in the exclusion of all iPhones and iPads without Qualcomm baseband processors from being imported into the United States. Certain Magnetic Tape Cartridges and Components Thereof Inv. No. 337-TA-1058 (ITC 2019): We represented Sony in a multifront battle against Fujifilm arising from Fujifilm’s anticompetitive conduct seeking to exclude Sony from the Linear Tape-Open magnetic tape market. LTO tape products are used to store large quantities of data by companies in a wide range of industries, including health care, education, finance and banking. Sony filed a complaint in the ITC seeking an exclusion order of Fujifilm’s products based on its infringement of three Sony patents covering various aspects of magnetic data storage technology.
  • Imagination Technologies Group Plc Annual Report 2006

    Imagination Technologies Group Plc Annual Report 2006

    Imagination Technologies Group plc Annual Report 2006 The data and projections shown on pages 1-24 are the product of consolidated partner data, analyst information and Imagination Technologies research. Imagination Technologies, the Imagination Technologies logo, PowerVR, the PowerVR logo, Metagence, the Metagence logo, Ensigma, the Ensigma logo, PURE Digital, IMGworks, CodeScape, META, MTX, MBX, MBX Lite, SGX, UCC, MiniEngine, PocketDAB, ReVu, the Bug, the Bug logo, Legato, EVOKE-1, TEMPUS, CHRONOS, OASIS, PURE ONE, SONUS-1XT and Élan are trademarks or registered trademarks of Imagination Technologies Limited. All other logos, products, trademarks and registered trademarks are the property of their respective owners. Copyright © 2006 Imagination Technologies Limited, an Imagination Technologies Group plc company. 4 colour print + matt lamination on 1 side, 215x280mm (h) trim size with 4mm spin, 300gsm board fold, gather and perfect bind 19/06/2006 Contact Oscar Tse / IMG Publications / 01923 260511 / [email protected] Introduction Improvements in technology mean that more and more functions can be integrated onto just one silicon chip. Whilst in the past, half a dozen companies might each have made a specialised chip to go into an advanced product like a TV or mobile phone, now it is more likely that one large semiconductor company will make a single chip that contains most, if not all, of that specialised knowledge. That’s where silicon IP, or ‘intellectual property’ comes in. Semiconductor companies can licence parts of a chip design from companies that specialise in those advanced technologies, instead of developing the technology themselves. They are especially likely to do this in new market areas.
  • Computer Architectures an Overview

    Computer Architectures an Overview

    Computer Architectures An Overview PDF generated using the open source mwlib toolkit. See http://code.pediapress.com/ for more information. PDF generated at: Sat, 25 Feb 2012 22:35:32 UTC Contents Articles Microarchitecture 1 x86 7 PowerPC 23 IBM POWER 33 MIPS architecture 39 SPARC 57 ARM architecture 65 DEC Alpha 80 AlphaStation 92 AlphaServer 95 Very long instruction word 103 Instruction-level parallelism 107 Explicitly parallel instruction computing 108 References Article Sources and Contributors 111 Image Sources, Licenses and Contributors 113 Article Licenses License 114 Microarchitecture 1 Microarchitecture In computer engineering, microarchitecture (sometimes abbreviated to µarch or uarch), also called computer organization, is the way a given instruction set architecture (ISA) is implemented on a processor. A given ISA may be implemented with different microarchitectures.[1] Implementations might vary due to different goals of a given design or due to shifts in technology.[2] Computer architecture is the combination of microarchitecture and instruction set design. Relation to instruction set architecture The ISA is roughly the same as the programming model of a processor as seen by an assembly language programmer or compiler writer. The ISA includes the execution model, processor registers, address and data formats among other things. The Intel Core microarchitecture microarchitecture includes the constituent parts of the processor and how these interconnect and interoperate to implement the ISA. The microarchitecture of a machine is usually represented as (more or less detailed) diagrams that describe the interconnections of the various microarchitectural elements of the machine, which may be everything from single gates and registers, to complete arithmetic logic units (ALU)s and even larger elements.
  • The Opengl ES Shading Language

    The Opengl ES Shading Language

    The OpenGL ES® Shading Language Language Version: 3.20 Document Revision: 12 246 JuneAugust 2015 Editor: Robert J. Simpson, Qualcomm OpenGL GLSL editor: John Kessenich, LunarG GLSL version 1.1 Authors: John Kessenich, Dave Baldwin, Randi Rost 1 Copyright (c) 2013-2015 The Khronos Group Inc. All Rights Reserved. This specification is protected by copyright laws and contains material proprietary to the Khronos Group, Inc. It or any components may not be reproduced, republished, distributed, transmitted, displayed, broadcast, or otherwise exploited in any manner without the express prior written permission of Khronos Group. You may use this specification for implementing the functionality therein, without altering or removing any trademark, copyright or other notice from the specification, but the receipt or possession of this specification does not convey any rights to reproduce, disclose, or distribute its contents, or to manufacture, use, or sell anything that it may describe, in whole or in part. Khronos Group grants express permission to any current Promoter, Contributor or Adopter member of Khronos to copy and redistribute UNMODIFIED versions of this specification in any fashion, provided that NO CHARGE is made for the specification and the latest available update of the specification for any version of the API is used whenever possible. Such distributed specification may be reformatted AS LONG AS the contents of the specification are not changed in any way. The specification may be incorporated into a product that is sold as long as such product includes significant independent work developed by the seller. A link to the current version of this specification on the Khronos Group website should be included whenever possible with specification distributions.
  • The Opengl ES Shading Language

    The Opengl ES Shading Language

    The OpenGL ES® Shading Language Language Version: 3.00 Document Revision: 6 29 January 2016 Editor: Robert J. Simpson, Qualcomm OpenGL GLSL editor: John Kessenich, LunarG GLSL version 1.1 Authors: John Kessenich, Dave Baldwin, Randi Rost Copyright © 2008-2016 The Khronos Group Inc. All Rights Reserved. This specification is protected by copyright laws and contains material proprietary to the Khronos Group, Inc. It or any components may not be reproduced, republished, distributed, transmitted, displayed, broadcast, or otherwise exploited in any manner without the express prior written permission of Khronos Group. You may use this specification for implementing the functionality therein, without altering or removing any trademark, copyright or other notice from the specification, but the receipt or possession of this specification does not convey any rights to reproduce, disclose, or distribute its contents, or to manufacture, use, or sell anything that it may describe, in whole or in part. Khronos Group grants express permission to any current Promoter, Contributor or Adopter member of Khronos to copy and redistribute UNMODIFIED versions of this specification in any fashion, provided that NO CHARGE is made for the specification and the latest available update of the specification for any version of the API is used whenever possible. Such distributed specification may be reformatted AS LONG AS the contents of the specification are not changed in any way. The specification may be incorporated into a product that is sold as long as such product includes significant independent work developed by the seller. A link to the current version of this specification on the Khronos Group website should be included whenever possible with specification distributions.
  • Semiconductor Industry Merger and Acquisition Activity from an Intellectual Property and Technology Maturity Perspective

    Semiconductor Industry Merger and Acquisition Activity from an Intellectual Property and Technology Maturity Perspective

    Semiconductor Industry Merger and Acquisition Activity from an Intellectual Property and Technology Maturity Perspective by James T. Pennington B.S. Mechanical Engineering (2011) University of Pittsburgh Submitted to the System Design and Management Program in Partial Fulfillment of the Requirements for the Degree of Master of Science in Engineering and Management at the Massachusetts Institute of Technology September 2020 © 2020 James T. Pennington All rights reserved The author hereby grants to MIT permission to reproduce and to distribute publicly paper and electronic copies of this thesis document in whole or in part in any medium now known or hereafter created. Signature of Author ____________________________________________________________________ System Design and Management Program August 7, 2020 Certified by __________________________________________________________________________ Bruce G. Cameron Thesis Supervisor System Architecture Group Director in System Design and Management Accepted by __________________________________________________________________________ Joan Rubin Executive Director, System Design & Management Program THIS PAGE INTENTIALLY LEFT BLANK 2 Semiconductor Industry Merger and Acquisition Activity from an Intellectual Property and Technology Maturity Perspective by James T. Pennington Submitted to the System Design and Management Program on August 7, 2020 in Partial Fulfillment of the Requirements for the Degree of Master of Science in System Design and Management ABSTRACT A major method of acquiring the rights to technology is through the procurement of intellectual property (IP), which allow companies to both extend their technological advantage while denying it to others. Public databases such as the United States Patent and Trademark Office (USPTO) track this exchange of technology rights. Thus, IP can be used as a public measure of value accumulation in the form of technology rights.
  • PC Technician Essentials PC Anatomy

    PC Technician Essentials PC Anatomy

    Motherboards Prepared & Presented by Professor Gupta Motherboard The primary component of a computer is the motherboard (sometimes called the "mainboard"). The motherboard is the hub which is used to connect all of the computer's essential components. Motherboards ■ Everything that makes a computer a computer must be attached to the motherboard. From the CPU to storage devices, from RAM to printer ports, the motherboard provides the connections that help them work together. ■ The motherboard is essential to computer operation in large part because of the two major buses it contains: the system bus and the I/O bus. Together, these buses carry all the information between the different parts of the computer. ■ Components: Socket 775 processor; Dual-channel DDR2 memory slots; Heat sink over North Bridge; 24-pin ATX v2.0 power connector; South Bridge chip; PCI slots; PCI Express x16 slot; PCI Express x1 slot; CMOS battery; Port cluster; SATA host adapter; Floppy drive controller; PATA host adapter; 4-pix ATX12 power connector; Mounting holes. Prepared & Presented by Professor Gupta 301-802- 9066 AT & ATX Motherboard form factor The term "form factor" is normally used to refer to the motherboard's geometry, dimensions, arrangement, and electrical requirements. In order to build motherboards which can be used in different brands of cases, a few standards have been developed: • AT baby/AT full format is a format used in the earliest 386 and 486 PCs. This format was replaced by the ATX format, which shape allowed for better air circulation and made it easier to access the components; • ATX: The ATX format is an upgrade to Baby-AT.
  • Power Aware Tactical Computing

    Power Aware Tactical Computing

    Power Aware Tactical Computing Song J Park1, Dale R Shires1, Brian J Henz1, James A Ross2, David A Richie3, and Jordan J Ruloff2 1U.S. Army Research Laboratory, APG, MD 2Dynamic Research Corp., Andover, MA 3Brown Deer Technology, Forest Hill, MD Abstract - Power consumption has become a chief supports and maintains high performance computing (HPC) impediment in the advancement of digital computing. To resources. The ARL DSRC provides state-of-the-art improve performance amid power limitations, accelerators computational solutions for the DoD research and are being applied to everyday systems. In particular, due to development community. Among the systems available at the mix of popularity and raw computational power, ARL is Harold system, which consists of 10,752 cores with graphics processing units (GPUs) have extended the the processing capability of 120 trillion floating-point applicability of digital computing in a multitude of sectors operations per second (TFLOPS). A predecessor, JVN from ubiquitous smartphones to environmentally responsible system, decommissioned in 2009, had 2048 cores with the supercomputing. Operating within the mobile power theoretical peak of 14.7 TFLOPS. Shifting the focus to constraint, the usefulness of a high performance graphics single-precision, the peak processing power for the Harold processor system in a tactical environment is explored in this system is 240 TFLOPS and 29.5 TFLOPS for the JVN study. A line-of-sight optimization algorithm serves as a system. Given that a single graphics card, Radeon HD 6990, compute-intensive application with characteristics relating is rated at 5.1 TFLOPS for peak single-precision arithmetic, to a tactical scenario.
  • IMG PPT Template

    IMG PPT Template

    Imagination Technologies Group Overview May 2010 Company Overview . Leading Semiconductor IP Supplier . POWERVR™ graphics, video, display processing . ENSIGMA™ receivers and communications processors . META™ processors – SoC centric real-time, DSP, Linux . Licensees: Leading Semis and OEMs . #3 Silicon Design IP provider * . Innovative Consumer Product Manufacturer . PURE digital radio, internet connected audio . Established technology powerhouse . Founded:1985 . Listed:1994-London Stock Exchange:IMG . Employees: more than 650 worldwide * Source: Gartner IP Suppliers Report, March 2010 UK Headquarters R&D Sales 2.2 © Imagination Technologies Ltd. Group Revenues £m 65 60 PURE 55 Technology 50 45 40 35 30 25 20 15 10 5 0 04/05 05/06 06/07 07/08** 08/09 * 13 months to April ‘08 3 © Imagination Technologies Ltd. Everything, Everywhere The connected “four screens”: TV, PC, Mobile & In-Car The Cloud Mobile devices have to deliver the internet, PC capabilities, TV, music, navigation and more… 4 © Imagination Technologies Ltd. Our Technology Business SoC Technologies & Solutions Markets Mobile IMGworks Phone Customer’s 3rd Party IP Internal IP Customised IP Multimedia ENSIGMA META POWERVR Communications Hand-held Processor/DSP Graphics Multimedia POWERVR Display META POWERVR Audio Video SoC Home Consumer & Entertainment Display Audio Mobile Computing OpenGL MeOS Radio OpenGL-ES De-interlace Nucleus TV OpenVG Linux Frame rate In-Car Mobile TV DirectX conversion Android Electronics WiFi etc Audio Bluetooth Noise SW Stacks reduction etc MPEG1/2/4 etc H264 etc Emerging VC1 Markets etc 5 © Imagination Technologies Ltd. The Virtuous Technology Cycle… Semiconductor Partners Creates SoCs & Sells Chips SUNPLUS Makes products Creates & & sells them to Licenses IP consumers… OEMs Emerging trend with OEM partners Consumers demand more, better, cheaper…everywhere Consumers …which drives demand for more advanced & efficient IP … 6 © Imagination Technologies Ltd.