DOCSLIB.ORG

High-Speed Serial I/O Made Simple

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
High-Speed Serial I/O Made Simple Connectivity Solutions Connectivity Solutions Edition 1.0 High-Speed Serial I/O Made Simple – A Designers’ Guide, with FPGA Applications Edition 1.0 High-Speed Serial I/0 Made Simple High-Speed Serial I/O A Designers‘ Guide, with FPGA Applications How Do You Get 10-Gbps I/O Performance? Made Simple High-speed serial I/O can be used to solve system interconnect design challenges. Such I/Os, when integrated into a highly programmable digital environment such as an FPGA, allow you to create high-performance designs that were never A Designers’ Guide, with FPGA Applications possible before. This book discusses the many aspects of high-speed serial designs with real world examples of how to implement working designs, including: ■ Basic I/O Concepts – Differential signaling, System Synchronous, and Source Synchronous design techniques. ■ Pros and Cons of different implemenations – How to evaluate the cost advantages, the reduced EMI, the maximum data flow, and so on. ■ SERDES Design – Basic theory, how to implement highly efficient serial to parallel channels, coding schemes, and so on. ■ Design Considerations – Standard and custom protocols, signal integrity, impedance, shielding, and so on. ■ Testing – Interpreting eye patterns, reducing jitter, interoperability considerations, bit error testers, and so on. Xcell Publications help you solve design challenges, bringing you the awareness of the latest tools, devices, and technologies; knowledge on how to design most effectively; and the next steps for implementing working solutions. See all of our books, magazines, technical journals, solutions guides, and brochures at: www.xilinx.com/xcell by Abhijit Athavale R Edition 1.0 April, 2005 PN 0402399 and Carl Christensen CONNECTIVITY SOLUTIONS: EDITION 1.0 PRELIMINARY INFORMATION High-Speed Serial I/O Made Simple A Designer’s Guide with FPGA Applications by Abhijit Athavale Marketing Manager, Connectivity Solutions, Xilinx, Inc. and Carl Christensen Technical Marketing HIGH-SPEED SERIAL I/O MADE SIMPLE • © 2005 Xilinx, Inc. All rights reserved. XILINX, the Xilinx Logo, and other designated brands included herein are trademarks of Xilinx, Inc. PowerPC is a trademark of IBM, Inc. All other trademarks are the property of their respective owners. NOTICE OF DISCLAIMER: The information stated in this book is “Preliminary Information” and is not to be used for design purposes. Xilinx is providing this design, code, or information "as is." By providing the design, code, or information as one possible implementation of this feature, application, or standard, Xilinx makes no representation that this implementation is free from any claims of infringement. You are responsible for obtaining any rights you may require for your implementation. Xilinx expressly disclaims any warranty whatsoever with respect to the adequacy of the implementation, including but not limited to any warranties or representations that this implementation is free from claims of infringement and any implied warranties of merchantability or fitness for a particular purpose. All terms mentioned in this book are known to be trademarks or service marks and are the property of their respective owners. Use of a term in this book should not be regarded as affecting the validity of any trademark or service mark. All rights reserved. No part of this book may be reproduced, in any form or by any means, without written per- mission from the publisher. For copies of this book, write to: Xilinx Connectivity Solutions Product Solutions Marketing/Xilinx Worldwide Marketing Dept. 2450, 2100 Logic Drive, San Jose, CA 95124 Tel: 408.879.6889, Fax: 308.371.8283 [email protected] Preliminary Edition 1.0 April 2005 PN0402399 •ii Acknowledgements We would like to offer our deepest thanks to Paul Galloway and Craig Abramson. Without their constant motivation, direction, and encouragement, we could not have completed this project. We are also indebted to Ryan Carlson for his invaluable assistance in structuring the book, and to Chuck Berry for his great support and sales interface. To a host of reviewers that included Matt DiPaolo, Mike Degerstrom, and Scott Davidson, we want to offer our gratitude. They kept us honest, accurate, and up to date. To Babak Hedayati and Tim Erjavec for their unwavering support and encouragement Finally, we offer special thanks to Ray Johnson. He fully supported our effort and placed his personal stamp of approval on this book by providing the Forward. PRELIMINARY INFORMATION • iii HIGH-SPEED SERIAL I/O MADE SIMPLE • •iv TABLE OF CONTENTS Acknowledgements . iii Foreword About the Authors . .vii Introduction I/O Performance Limitations . .1 Digital Design Solutions for I/O . .1 Introducing Multi-Gigabit Serial . .1 History of Digital Electronic Communication . .2 Basic I/O Concepts . .3 Differential Signal . .4 System-Synchronous, Source-Synchronous, and Self-Synchronous . .5 Parallel Transfers . .10 Constant I/O Improvement . .10 Why Do We Need Gigabit Serial I/O? Design Concerns . .11 Gigabit Serial I/O Advantages. .11 Maximum Data Flow . .11 Pin Count . .14 Simultaneous Switching Outputs. .15 EMI . .15 Cost . .15 Predefined Protocols . .16 What are the Disadvantages?. .16 Where Will Gigabit I/O Be Used? . .16 Chip-to-Chip . .16 Board-to-Board/Backplanes . .17 Box-to-Box . .18 The Future of Multi-gigabit Designs. .18 Technology Real-World Serial I/O . .19 Gigabit-Serial Implementations . .19 SERDES . .20 History of SERDES and CDR . .20 Basic Theory of Operations and Generic Block Diagram . .21 Why Are They So Fast? . .23 Line Encoding Schemes . .25 PRELIMINARY INFORMATION Xilinx • v HIGH-SPEED SERIAL I/O MADE SIMPLE • 8b/10b Encoding/Decoding . 26 Running Disparity . 26 Control Characters . 27 Comma Detection. 27 Scrambling . 29 4b/5b 64b/66b . 31 4b/5b 64b/66b Trade-Offs . 34 Introduction to Packets . 35 Reference Clocking Requirements . 36 Clock Correction . 37 Receive and Transmit Buffers. 38 Channel Bonding . 39 Physical Signaling . 40 Pre-Emphasis. 42 Differential Transmission Lines . 45 Line Equalization . 47 Optical. 51 Bit Error Rate . 52 Realities of Testing . 53 CRC . 53 FEC Used in Some Applications . 54 SERDES Technology Facilitates I/O Design. 55 Designing with Gigabit Serial I/O The Challenges of Multi-Gigabit Transceiver Design. 57 Design Considerations and Choices You Can Use. 57 Protocols . 57 Standard Protocols . ..
Load more

Recommended publications
  • Modeling System Signal Integrity Uncertainty Considerations
    WHITE PAPER Intel® FPGA Modeling System Signal Integrity Uncertainty Considerations Authors Abstract Ravindra Gali This white paper describes signal integrity (SI) mechanisms that cause system-level High-Speed I/O Applications timing uncertainty and how these mechanisms are modeled in the Intel® Quartus® Engineering, Intel® Corporation Prime software Timing Analyzer to achieve timing closure for external memory interface designs. Zhi Wong By using the Intel Quartus Prime software to achieve timing closure for external High-Speed I/O Applications memory interfaces, a designer does not need to allocate a separate SI timing Engineering, Intel Corporation budget to account for simultaneous switching output (SSO), simultaneous Navid Azizi switching input (SSI), intersymbol interference (ISI), and board-level crosstalk for Software Engineeringr flip-chip device families such as Stratix® IV and Arria® II FPGAs for typical user Intel Corporation implementation of external memory interfaces following good board design practices. John Oh High-Speed I/O Applications Introduction Engineering, Intel Corporation The widening performance gap between FPGAs, microprocessors, and memory Arun VR devices, along with the growth of memory-intensive applications, are driving the Memory I/O Applications Engineering, need for faster memory technologies. This push to higher bandwidths has been Intel Corporation accompanied by an increase in the signal count and the signaling rates of FPGAs and memory devices. In order to attain faster bandwidths, device makers continue to reduce the supply voltage. Initially, industry-standard DIMMs operated at 5 V. However, due to improvements in DRAM storage density, the operating voltage was decreased to 3.3 V (SDR), then to 2.5V (DDR), 1.8 V (DDR2), 1.5 V (DDR3), and 1.35 V (DDR3) to allow the memory to run faster and consume less power.
    [Show full text]
  • A Vhsic Hardware Description Language Compiler for Logic Cell Arrays
    A VHSIC HARDWARE DESCRIPTION LANGUAGE COMPILER FOR LOGIC CELL ARRAYS by Bing Liu A thesis presented to the university of Mânitoba in partial fulfillment of úe requirements of the degree of Maste¡ of Science in Elecrical and Computel Engineering Winnipeg, Manitoba, Canada @ Bing Liu, January 1990 Bibliothèque nat¡onale rE fr"3""i"i;tjo'",' du Canada Canadian Theses Serv¡ce Service des thèses canadiennes Otta'¿/ã. Can¿da Kl A ON¡ The author has granted an inevocable non' L'auteur a accordé une licence iffévocable et exclusive licence allowing the National Library non exclusive permettant à h Bibliothèque of Canada to reproduce, loan, distribute or sell nationale du Canada.de reproduire, prêter, copies of his/her thesis by any means and in distribuer ou vendre des copies de sa thèse any form or format, making this thesis avaihble de quelque manière et sous quelque forme to ¡nterested persons. que ce soit pour mettre des exemplaires de cette thèse à la disposition des personnes intéressées. The author retains ownership of the copyright L auteur conserve la propriété du droit d'auteur in his/her thesis. Neither the thesis nor qui protà?e sa thèse. Ni la thèse ni des extraits substantial extracts from it may be printed or substantiels de celle-ci ne doivent être otherw¡se reproduced without his/her per' imprimés ou autrement reproduits sans son mission. autorisation. ISBN ø-315-7 r7s t -3 Canadä A VHSIC HARDWARE DESCRIPTION I.ANGUAGE COMPILER FOR LOG]C CEI,L ARRAYS BY BING LIU A thesis subnrined lo thc Fact¡lty of Crâduate Studies of the University of M¿nitoba in partial fulfìllment of the requirenrents of the degree of MASTM O¡' SC]MICE o 1990 Permission has becn granted to the L¡BRÁRY OF THE UNIVER' SITY OF MANITOBA to lend o¡ sell copies of tlt¡s thesis.
    [Show full text]
  • The Printed Circuit Designer's Guide To... Signal Integrity by Example
    PEER REVIEWERS This book has been reviewed for technical accuracy by the following experts from the PCB industry. Happy Holden Consulting Technical Editor, I-Connect007 Happy Holden is the retired director of electronics and innovations for Gentex Corporation. Happy is the former chief technical officer for the world’s largest PCB fabricator, Hon Hai Precision Industries (Foxconn). Prior to Foxconn, Holden was the senior PCB technologist for Mentor Graphics and advanced technology manager at Nan Ya/ Westwood Associates and Merix. Happy previously worked at Hewlett-Packard for over 28 years as director of PCB R&D and manufacturing engineering manager. He has been involved in advanced PCB technologies for over 47 years. Eric Bogatin Eric Bogatin is currently the dean of the Teledyne LeCroy Signal Integrity Academy. Additionally, he is an adjunct professor at the University of Colorado- Boulder in the ECEE department, where he teaches a graduate class in signal integrity and is also the editor of Signal Integrity Journal. Bogatin received his BS in physics from MIT, and MS and PhD in physics from the University of Arizona in Tucson. Eric has held senior engineering and management positions at Bell Labs, Raychem, Sun Microsystems, Ansoft and Interconnect Devices. Bogatin has written six technical books in the field, and presented classes and lectures on signal integrity worldwide. MEET THE AUTHOR Fadi Deek Signal/Power Integrity Specialist Corporate Application Engineer In 2005, Fadi received his B.S. degree in computer and communications from the American University of Science and Technology (AUST) in Beirut, Lebanon. That same year, he joined Fidus Systems as a design engineer.
    [Show full text]
  • Going Vertical: a New Integration Era in the Semiconductor Industry Table of Contents
    Going vertical: A new integration era in the semiconductor industry Table of contents 01 Executive overview Integration in the 02 semiconductor industry Strategic options for 03 semiconductor companies Moving forward: what semiconductor 04 companies must consider today Going vertical: A new integration era in the semiconductor industry 2 Executive overview Like many industries, the semiconductor industry is not immune to waves of diversification and consolidation through inorganic and organic growth. While inflection points with large-scale systemic changes in the value chain are relatively rare, our perspective is that there is a systemic change currently trending in the industry. Since the inception of the industry, semiconductor companies have recognized the value of technology. Accordingly, the market has rewarded semiconductor companies for specializing in distinct parts of the value chain by developing technological advantages by investing in R&D and by scaling technology through horizontal integration. This way of working transformed an industry that was initially vertically integrated (semiconductor design, semiconductor manufacturing, and system integration) into an ecosystem focused on specific areas of design, manufacturing, and/or systems. In the past five years, business value in some segments has moved from underlying technology to specific use cases to better monetize end-customer data and experience. • 5G, automotive, AI, cloud, system integration and hardware-software integration System integrators and software and cloud platform companies are no longer just important customers for the semiconductor industry—they are directly expanding into multiple upstream areas. • Taking advantage of silicon and system design • Control more of the technology stack • Optimize system performance • Improve the customer experience This vertical integration trend is distinctly different from the vertical integration which occurred at the inception of the semiconductor and integrated device manufacturing industry more than 50 years ago.
    [Show full text]
  • Computer Organization and Architecture Designing for Performance Ninth Edition
    COMPUTER ORGANIZATION AND ARCHITECTURE DESIGNING FOR PERFORMANCE NINTH EDITION William Stallings Boston Columbus Indianapolis New York San Francisco Upper Saddle River Amsterdam Cape Town Dubai London Madrid Milan Munich Paris Montréal Toronto Delhi Mexico City São Paulo Sydney Hong Kong Seoul Singapore Taipei Tokyo Editorial Director: Marcia Horton Designer: Bruce Kenselaar Executive Editor: Tracy Dunkelberger Manager, Visual Research: Karen Sanatar Associate Editor: Carole Snyder Manager, Rights and Permissions: Mike Joyce Director of Marketing: Patrice Jones Text Permission Coordinator: Jen Roach Marketing Manager: Yez Alayan Cover Art: Charles Bowman/Robert Harding Marketing Coordinator: Kathryn Ferranti Lead Media Project Manager: Daniel Sandin Marketing Assistant: Emma Snider Full-Service Project Management: Shiny Rajesh/ Director of Production: Vince O’Brien Integra Software Services Pvt. Ltd. Managing Editor: Jeff Holcomb Composition: Integra Software Services Pvt. Ltd. Production Project Manager: Kayla Smith-Tarbox Printer/Binder: Edward Brothers Production Editor: Pat Brown Cover Printer: Lehigh-Phoenix Color/Hagerstown Manufacturing Buyer: Pat Brown Text Font: Times Ten-Roman Creative Director: Jayne Conte Credits: Figure 2.14: reprinted with permission from The Computer Language Company, Inc. Figure 17.10: Buyya, Rajkumar, High-Performance Cluster Computing: Architectures and Systems, Vol I, 1st edition, ©1999. Reprinted and Electronically reproduced by permission of Pearson Education, Inc. Upper Saddle River, New Jersey, Figure 17.11: Reprinted with permission from Ethernet Alliance. Credits and acknowledgments borrowed from other sources and reproduced, with permission, in this textbook appear on the appropriate page within text. Copyright © 2013, 2010, 2006 by Pearson Education, Inc., publishing as Prentice Hall. All rights reserved. Manufactured in the United States of America.
    [Show full text]
  • North American Company Profiles 8X8
    North American Company Profiles 8x8 8X8 8x8, Inc. 2445 Mission College Boulevard Santa Clara, California 95054 Telephone: (408) 727-1885 Fax: (408) 980-0432 Web Site: www.8x8.com Email: [email protected] Fabless IC Supplier Regional Headquarters/Representative Locations Europe: 8x8, Inc. • Bucks, England U.K. Telephone: (44) (1628) 402800 • Fax: (44) (1628) 402829 Financial History ($M), Fiscal Year Ends March 31 1992 1993 1994 1995 1996 1997 1998 Sales 36 31 34 20 29 19 50 Net Income 5 (1) (0.3) (6) (3) (14) 4 R&D Expenditures 7 7 7 8 8 11 12 Capital Expenditures — — — — 1 1 1 Employees 114 100 105 110 81 100 100 Ownership: Publicly held. NASDAQ: EGHT. Company Overview and Strategy 8x8, Inc. is a worldwide leader in the development, manufacture and deployment of an advanced Visual Information Architecture (VIA) encompassing A/V compression/decompression silicon, software, subsystems, and consumer appliances for video telephony, videoconferencing, and video multimedia applications. 8x8, Inc. was founded in 1987. The “8x8” refers to the company’s core technology, which is based upon Discrete Cosine Transform (DCT) image compression and decompression. In DCT, 8-pixel by 8-pixel blocks of image data form the fundamental processing unit. 2-1 8x8 North American Company Profiles Management Paul Voois Chairman and Chief Executive Officer Keith Barraclough President and Chief Operating Officer Bryan Martin Vice President, Engineering and Chief Technical Officer Sandra Abbott Vice President, Finance and Chief Financial Officer Chris McNiffe Vice President, Marketing and Sales Chris Peters Vice President, Sales Michael Noonen Vice President, Business Development Samuel Wang Vice President, Process Technology David Harper Vice President, European Operations Brett Byers Vice President, General Counsel and Investor Relations Products and Processes 8x8 has developed a Video Information Architecture (VIA) incorporating programmable integrated circuits (ICs) and compression/decompression algorithms (codecs) for audio/video communications.
    [Show full text]
  • TN294-SD-Series-Madi-Implementation.Pdf
    TECHNICAL NOTE Date 27th Feb 2013 (rev 3) ref TN294 Raised by: DB/TC/DP Distributed to: as required Soundtracs - Digico(UK) Ltd. unit 10 Silverglade Business Park Chessington Surrey KT9 2QL England Tel: +44 1372 845600 Fax: +44 1372 845656 email: [email protected] SD Series MADI Implementation The MADI or AES-10 Standard, originated in the 1980’s to support serial digital transmission of up to 64 channels of digital audio over coaxial or fibre optic cable at sampling rates of up to 96K with a resolution of up to 24 bits per channel. The Original AES10 Standard defined MADI as a multichannel transport for linking central control areas, mixing consoles to digital multi-track recorders. It was updated in 2003 and again in 2008 adding 64 channel and 96KHz sample rates support. Soundtracs mixers have used MADI since the mid 90’s, including 96KHz operation since 1999, being the first large format mixers to do so. Digico Coaxial Cable Standard external cables supplied by Digico (5m, 50m or 100 m) are standard 75 ohm BNC and manufactured with European specification RG59U cable (Note this is NOT the same specification as USA standard RG59B.) This is basically a good quality video connection cable. In addition, factory cable connectors are individually pull tested to 5Kg. Many cheap ready-made cables would fail this test. The importance of good quality terminations cannot be overstated. It should be noted that MADI is approximately 0.5V RMS 125MHz serial data. Earth (ground) differentials of over 0.25V due to poor power wiring will effectively stop the system from functioning.
    [Show full text]
  • Desktop Mixer Completely Familiar, Entirely Revolutionary
    intellimix Intellimix Desktop Mixer Completely familiar, entirely revolutionary. We designed Intellimix to stimulate your creativity and to simplify your daily work. Enjoy a whole new perspective of intelligent audio mixing. intellimix Four G-Touch Faders© guide your fingers through a well shaped groove and offer various fader modes. Experience exceptional precision. The free Octopus software upgrade gives you control over up to eight channels with one single Intellimix interface. Your sources will be displayed in two layers. Intellimix is compatible with the whole package of AoIP solutions. Easily integrate it into your Livewire, AES67, Dante, MADI or Ravenna environment. An intuitive user interface secures quick and reliable news production even when time is of the essence. Inidvidual profiles and setups ease and fasten your work. ADAT and SDI connectivity perfectly support the handling of audio for video. With the intuitive G-Touch© faders there‘s no need to turn away from your monitor. Intellimix fits any desktop. Lightweight, with low power consumption and without thermal load, Intellimix fully complies all the challenges of broadcast vehicles. intellimix Intellimix Control Unit Display Light hi-res color TFT transreflective widescreen with 250Cd/m2 Displaysensor Gesture ready 5-finger touch sensor Faders 4 x G-Touch© 120mm faders with multifunctional position indicators Keys 12 x illuminated sealed hard keys Chassis Solid aluminum desktop cabinet with SD Card reader Intellimix Desktop Mixer Intellimix Multi I/O Loom Intellimix Multi I/O Loom YT2200 analog digital YT2330 YT2331 content of delivery: 1x Intellimix Base Unit analog out 5+6 (XLR-M), AES in 2+3 (XLR-F), 1x Intellimix Control Unit GPO 1-4 (D-Sub), AES out 2+3 (XLR-M), 1x permanently installed cable to headphone out (Jack Socket) GPI 1+2 (D-Sub) connect both units 1x PSU 1x microfiber cloth 4x self adhesive rubber feet intellimix Intellimix Base Unit 19“ Inputs* Mic/Line Inputs 2 - balanced, with selectable sensitivity -77 dBu ..
    [Show full text]
  • A Stochastic Approach to “Dynamic-Demand” Refrigerator Control David Angeli, Senior Member, IEEE, and Panagiotis-Aristidis Kountouriotis
    IEEE TRANSACTIONS ON CONTROL SYSTEMS TECHNOLOGY, VOL. 20, NO. 3, MAY 2012 581 A Stochastic Approach to “Dynamic-Demand” Refrigerator Control David Angeli, Senior Member, IEEE, and Panagiotis-Aristidis Kountouriotis Abstract—Dynamic demand management is a very promising In order for such (supply) regulation to be possible, however, research direction for improving power system resilience. This it is required that “frequency response services”, as well as suffi- paper considers the problem of managing power consumption by cient reserves, are included in the system.1 This is essential not means of “smart” thermostatic control of domestic refrigerators. In this approach, the operating temperature of these appliances only for instantaneous frequency balancing, but, more impor- and thus their energy consumption, is modified dynamically, tantly, for the ability to respond to sudden power plant failures, within a safe range, in response to mains frequency fluctuations. which would otherwise lead to severe blackouts. Previous research has highlighted the potential of this idea for From an economic perspective, frequency response services responding to sudden power plant outages. However, deterministic and reserve power are costly and any method which manages control schemes have proved inadequate as individual appliances tend to “synchronize” with each other, leading to unacceptable to reduce the magnitude of these services, without sacrificing levels of overshoot in energy demand, when they “recover” their system stability, is of significant importance [16]. In recent steady-state operating cycles. In this paper we design decentral- years, research has been initiated on the possibility of using ized random controllers that are able to respond to sudden plant frequency responsive loads, commonly referred to as “dynamic outages and which avoid the instability phenomena associated demand control”, so as to reduce the amount of frequency with other feedback strategies.
    [Show full text]
  • D.O.Tec Ma2chbox
    DirectOut Technologies® D.O.TEC® MA2CHBOX Manual Version 1.5 DirectOut Technologies® Copyright Note Copyright All rights reserved. Permission to reprint or electroni- cally reproduce any document or graphic in whole or in part for any reason is expressly prohibited, unless prior writ- ten consent is obtained from the DirectOut GmbH. All trademarks and registered trademarks belong to their respective owners. It cannot be guaranteed that all product names, products, trademarks, requisitions, regulations, guidelines, specifications and norms are free from trade mark rights of third parties. All entries in this document have been thoroughly checked; however no guarantee for correctness can be given. DirectOut GmbH cannot be held responsible for any mislead- ing or incorrect information provided throughout this manual. DirectOut GmbH reserves the right to change specifications at any time without notice. DirectOut Technologies® and D.O.TEC® are a reg- istered trademarks of the DirectOut GmbH. © DirectOut GmbH, 2011 © 2011 DirectOut GmbH D.O.TEC® MA2CHBOX Manual Version 1.5 page 3 of 51 DirectOut Technologies® Table of Contents Table of contents ABOUT THIS MANUAL 7 How to Use This Manual 7 Conventions 7 CHAPTER 1: OVERVIEW 8 Introduction 8 Applications 9 How it works 9 Feature Summary 10 CHAPTER 2: INSTALLATION 11 Before Installing This Device 11 Defective Parts/Modules 12 First Aid (in case of electric shock) 13 Contents 14 Updates 14 Intended Operation 15 Conditions of Warranty 16 Conformity & Certificates 17 Contact 18 Installing the Device
    [Show full text]
  • High Speed Signal Integrity Analysis and Differential Signaling
    High Speed Signal Integrity Analysis and Differential Signaling Project Report of EE201C: Modeling of VLSI Circuits and Systems Tongtong Yu, UID: 904025158 Zhiyuan Shen, UID: 803987916 Abstract— This course project is designated for independent electric mechanism of semiconductor circuit doesn’t change study of various topics relating to VLSI modeling. In our very much, so the concentration is on the interconnects and project, the first part is an extension of the class presentation packaging. where we introduced the basic idea of signal integrity. Here we address the philosophy behind frequency domain and time The impact of to the system can be classified to signal domain. Then, we give two examples of interconnects, a critical integrity, which refers to the contamination of signal’s in- issue related to signal integrity. The second part is about tegrity due to parasitic effects of interconnects and packaging, differential signaling used in high speed application. After compared with ideal case. This may result in unsatisfactory analyzing general principles, we simulate two parallel-trace performance. For example, we design the systems for 10Gbps; transmission line, which has practical meaning in real design case. Maybe this project is not fancy, but we believe all the however, due to this effect, it can only achieve 5Gbps. Also, fundamentals provided here and those reference list in the end this may produce inaccurate logic state and even logical are the best material for everyone who wants to go further in failure. This impact can be classified in two ways this area. 1) Delay, distortion and cross-talk directly happening on We would like to express our deepest gratitude to Prof.
    [Show full text]
  • Adobe Type 1 Font Format Adobe Systems Incorporated
    Type 1 Specifications 6/21/90 final front.legal.doc Adobe Type 1 Font Format Adobe Systems Incorporated Addison-Wesley Publishing Company, Inc. Reading, Massachusetts • Menlo Park, California • New York Don Mills, Ontario • Wokingham, England • Amsterdam Bonn • Sydney • Singapore • Tokyo • Madrid • San Juan Library of Congress Cataloging-in-Publication Data Adobe type 1 font format / Adobe Systems Incorporated. p. cm Includes index ISBN 0-201-57044-0 1. PostScript (Computer program language) 2. Adobe Type 1 font (Computer program) I. Adobe Systems. QA76.73.P67A36 1990 686.2’2544536—dc20 90-42516 Copyright © 1990 Adobe Systems Incorporated. All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written permission of Adobe Systems Incorporated and Addison-Wesley, Inc. Printed in the United States of America. Published simultaneously in Canada. The information in this book is furnished for informational use only, is subject to change without notice, and should not be construed as a commitment by Adobe Systems Incorporated. Adobe Systems Incorporated assumes no responsibility or liability for any errors or inaccuracies that may appear in this book. The software described in this book is furnished under license and may only be used or copied in accordance with the terms of such license. Please remember that existing font software programs that you may desire to access as a result of information described in this book may be protected under copyright law. The unauthorized use or modification of any existing font software program could be a violation of the rights of the author.
    [Show full text]