DOCSLIB.ORG

Strong Business Fundamentals to Accelerate

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Strong Business Fundamentals to Accelerate Delivering Strong Performance & Growing Momentum to Market Leadership ALTIUM HALF YEAR INVESTOR PRESENTATION Aram Mirkazemi CEO 21-24 February 2017 Joe Bedewi CFO Sydney & Melbourne For personal use only Kim Besharati VP IR Disclaimer Future performance - Forward looking statements, opinions and estimates provided This presentation has been prepared by Altium Limited (ACN 009 568 772) in this presentation are based on assumptions and contingencies which are subject and is for information purposes only. It does not constitute financial product or investment advice or a recommendation to acquire Altium to change without notice, as are statements about market and industry trends, shares and has been prepared without taking into account the objectives, which are based on interpretations of current market conditions. Forward looking financial situation or needs of individuals. Before making an investment statements including projections, guidance on future earnings and estimates are decision prospective investors should consider the appropriateness of the provided as a general guide only and should not be relied upon as an indication or information having regard to their own objectives, financial situation and guarantee of future performance. An investment in Altium shares is subject to needs and seek legal and taxation advice appropriate to their jurisdiction. investment and other known and unknown risks, some of which are beyond the Altium is not licensed to provide financial product advice in respect of control of Altium Limited. No representation or warranty, express or implied, is Altium shares. made as to the fairness, accuracy, completeness or correctness of the information, opinions and conclusions contained in this presentation. To the maximum extent Altium, Altium Designer, Altium Vault, Ciiva, Circuitmaker, Circuistudio, permitted by law, none of Altium employees, its directors, employees or agents, nor Octopart, PCBWorks, Protel and Tasking, and their respective logos, are any other person accepts any liability, including, without limitation, any liability trademarks or registered trademarks of Altium Limited, or its subsidiaries. arising out of fault or negligence, for any loss arising from the use of the information All other registered or unregistered trademarks mentioned in this presentation are the property of their respective owners, and no contained in this presentation. In particular, no representation or warranty, express trademark rights to the same are claimed or implied is given as to the accuracy, completeness or correctness, likelihood of achievement or reasonableness of any forecasts, prospects or returns contained in this Presentation nor is any obligation assumed to update such information. Such forecasts, prospects or returns are by their nature subject to significant uncertainties For personal use only Financial data and contingencies. Before making an investment decision, you should consider, with All dollar values are in US dollars (US$) unless as otherwise or without the assistance of a financial adviser, whether an investment is presented. appropriate in light of your particular investment needs, objectives and financial circumstances. 2 Agenda 1 Company Highlights & Significant Achievements 2 2017 Half Year Financial Performance & Metrics 3 Pursuing PCB Market Leadership & EDA Transformation 4 Appendix: Company Overview For personal use only Altium’s H1 FY17 Performance Highlights $100M 13% H1 $90M 16% $93,597 H1 $80M 11% H1 10% $80,216 $70M H1 20% $70,964 • Revenue growth of 14% $60M H1 14% $61,908 H1 • EBITDA Margin 25.8% $50M $55,072 • Achieved double digit sales growth and on- $40M $48,650 track to exceed $100M revenue in FY17 $42,594 $30M $37,599 • 4% increase in subscribed seats to 32,321 $32,295 $20M $29,036 $26,445 26.7% 25.0% 25.8% $48,342 18.4% $10M 9.6% For personal use only $0M -16.3% H1 FY H1 FY H1 FY H1 FY H1 FY H1 2012 2013 2014 2015 2016 2017 Revenue EBITDA Margin Revenue growth 4 Driving Performance from a Position of Strength Altium’s H1 FY17 Financial Metrics $36.3M AU11c $47.0M Sales 7.64c Cash Dividend (Up by 14%) EPS (Up by 10%) 32,321 (Up by 7%) Subscribers $48.6M Revenue (Up by 4%) A$1.1B 25.8% (Up by 14%) Market Cap EBITDA Margin (Up from 25.0%) Debt 13.7m Op Cash Flow 2,177 $12.5M $9.9M Altium Designer seats EBITDA NPAT Free (Up by 180%) (Up by 8%) (Up by 1%) * (Up by 18%) For personal use only * Seat count was impacted by 8% effective price increase. 5 Progress Update – First Half Significant Milestones Delivered major upgrade to Altium’s flagship product, Altium Designer 17, representing the fifth consecutive annual upgrade. Released new electronic/mechanical CAD product under OEM partnership with Dassault Systèmes SolidWorks. Expanded direct sales presence in Europe acquiring long-time resellers in the Netherlands and the United Kingdom. Began the modernization of our TASKING R&D and achieved highly-sought industry accreditation to support the sale of TASKING’s compiler technology in the automotive industry. For personal use only 6 Achieving Market Leadership by 2020 2020 Target Revenue Breakdown Acquisitions Octopart 10-15% 5-7.5% TASKING 7.5-10% $200M Altium Designer 2025 In Total Revenue 55-65% 2020 5-10% $150M In Pure PCB 2017 2015 ATINA 5-10% 3-5% For personal use only Strong Strategy, OEM $100 + Million PCB Market Transforming the Leading Technology Revenue & Expansion Leadership & Realization of & Revenue of Market Emerging Leader Electronic Design Momentum Data Opportunity in Systems Design Management 7 Agenda 1 Company Highlights & Significant Achievements 2 2017 Half Year Financial Performance & Metrics 3 Pursuing PCB Market Leadership & EDA Transformation 4 Appendix: Company Overview For personal use only Revenue Sources 1.0% Other Recurring ($0.5M) Vault Subscription and Term Based Licenses 1.0% ($0.5M) Transactional Tasking Term Based Licenses 0.4% ($0.2M) Revenue 44.2% 2.2% ($1.1M) ($21.5M – Altium Designer Term Based Licenses 3.7% up 15%) ($1.8M – up 6%) 7.2% ($3.5M – Tasking Maintenance up 150%) Altium Designer 33.1% Perpetual Licenses ($16.1M – up 14%) Octopart Search Altium Designer Subscriptions 40.2% 3.3% ($19.5M – ($1.6M – down up 9%) 5.8% 27%) Services ($2.8M – 2.0% up 47%) For personal use only ($1M) 55.8% Tasking Licenses ($27.1M Recurring – up 14%) Revenue Other Transactional 9 Revenue – Board and Systems BSD - Americas H1 Revenue: 5% 5 Yr Revenue CAGR: 15% BSD – EMEA USD H1 Revenue: 15% 5 Yr Revenue CAGR: 11% 5 Yr Recurring CAGR: 16% 5 Yr Recurring CAGR: 14% $40m $25m 11,159 12,463 $35m 10,015 10,865 17,973 $20m 8,468 14,253 17,177 7,961 $30m 10,146 10,931 8,927 $25m $15m $20m $15m $10m $10m $5m $5m H1 FY H1 FY H1 FY H1 FY H1 FY H1 H1 FY H1 FY H1 FY H1 FY H1 FY H1 2012 2013 2014 2015 2016 2017 2012 2013 2014 2015 2016 2017 Recurring Revenue BSD – Rest of World H1 Revenue: 17% 5 Yr Revenue CAGR: 8% BSD – Total H1 Revenue: 10% 5 Yr Revenue CAGR: 12% 5 Yr Recurring CAGR: 9% 5 Yr Recurring CAGR: 14% $17m $80m 8,135 8,950 39,386 $15m 7,267 7,285 7,631 35,673 28,231 33,547 6,712 25,881 $13m $60m 23,600 $11m $9m $40m $7m For personal use only $5m $20m $3m H1 FY H1 FY H1 FY H1 FY H1 FY H1 H1 FY H1 FY H1 FY H1 FY H1 FY H1 2012 2013 2014 2015 2016 2017 2012 2013 2014 2015 2016 2017 10 Revenue – TASKING and Octopart TASKING H1 Revenue: -5% 5 Yr Revenue CAGR: 10% Octopart Search 5 Yr Revenue CAGR: 34% 5 Yr Recurring CAGR: 8% H1 Revenue: 64% $10m $5m 5,425 3,485 5,158 $8m $4m 2,117 3,716 3,920 1,827 2,780 2,893 $6m $3m 1,020 856 826 $4m $2m $2m $1m H1 FY H1 FY H1 FY H1 FY H1 FY H1 H1 FY H1 FY H1 FY H1 FY H1 FY H1 2012 2013 2014 2015 2016 2017 2012 2013 2014 2015 2016 2017 For personal use only Recurring Revenue 11 Board and Systems – Underlying Metrics Altium Designer Seat Count Subscription Pool 32,321 6,000 (+1,187) 29,320 (+1,314) 6,363 (+152) 26,943 30,000 (+860) 5,000 24,821 (-222) 11,967 (+496) 25,000 4,000 2,177 20,000 (+ 15) 3,000 2,177 2,296 (+ 15) 2,162 15,000 13,991 (+539) 1,916 858 (+ 63) 2,000 1,756 10,000 672 (+ 25) 1,000 5,000 647 (- 73) - - For personal use only H1 FY H1 FY H1 FY H1 FY H1 H2 H1 H2 H1 H2 H1 H2 H1 2013 2014 2015 2016 2017 2013 2014 2015 2016 2017 Americas EMEA Rest of World Americas EMEA Rest of World 12 Subscription Pool Lapse Rate (LR) +2,507 Non-renewals +1,247 (Up from 2,490) 2,567 (Up from 1,150) (Up from 2,330) New Subscriptions (NS) Re-join (RJ) Attached to New License Sales Lapsed Subscribers Re-joining and Upgrades Growth pool = ~86.5% of Constant pool = ~13.5% subscription pool of subscription pool H1 FY17 renewal rate of 86.2% H1 FY17 renewal rate of 36.4% Down from 86.6% in FY16 up from 30.3% in FY16 Subscription Pool (SP) For personal use only H1 FY17: 32,321 (up from 31,134 June 2016) Growth Equation = NS + RJ - (LR x SP) 13 Operating expenses $11,373 $35M $10,350 $7,095 $25M $15,709 R&D spend driven by capability acquisitions and product $14,083 investment. $13,670 Sales and Marketing gaining efficiency as we implement our “go- direct” strategy $15M G&A increases due to One-Time Charges and Key Hiring $9,021 $7,477 $6,520 $5M For personal use only H1 H1 H1 2015 2016 2017 R&D Sales & Marketing G&A 14 Operating expenses Operating Expenses as a % of Revenue 100% 80% 24.3% 23.4% 18.9% What Drives Altium’s Unique Operating Leverage? 60% 36.4% 33.1% 32.3% No Waste Culture – Every Dollar Counts 40% We support a Value-Based Market but, we service this market with a commodity selling model 20% 17.3% 17.6% 18.5% R&D is driven by a high product release rate 0% For personal use only H1 H1 H1 2015 2016 2017 R&D Sales
Load more

Recommended publications
  • Using Net-Software in Design Education
    INTERNATIONAL ENGINEERING AND PRODUCT DESIGN EDUCATION CONFERENCE 2-3 SEPTEMBER 2004 DELFT THE NETHERLANDS USING NET-SOFTWARE IN DESIGN EDUCATION Chris Baelus and Guido De Grande ABSTRACT In the early stages of the design process three major activities are involved: designing the concept, resolving the observed critical aspects and modifying the concept as a result of the previous step. This is a circular and iterative process until the final concept is ready for the detailed design phase. It is the purpose of every design method to minimize the total design time and produce well elaborated design concepts. The use of specialized software is of invaluable help in this attempt to reduce design time. A lot of different software is available on the Internet as downloadable freeware, shareware or demo versions. Most of this software has reduced capabilities; however, many software is excellent for educational purposes. We will call this software “Internet Software” or “net-software”. In this presentation two topics with respect to net-software will be discussed: 1. criteria for choosing net-software for educational purposes, and 2. the implementation of net-software in the new bachelor-master curriculum at the Higher Institute of Integrated Product Development (HIIPO) in Antwerp. A major activity in designing products is the early verification of the product concept with respect to structural, thermal and geometrical integrity. This typical verification net-software can be found in different flavours: for different applications, in different levels and with different user interfaces. Finding easy-to-use and efficient net-software is a rather straightforward task, integrating the software in the curriculum is a more difficult task.
    [Show full text]
  • Aras Innovator - Connectors Support Matrix
    Aras Innovator - Connectors Support Matrix MCAD Tools Autocad Autodesk Inventor CATIA V5 Dassault CATIA V6 SolidWorks Creo PTC Creo Direct NX Siemens Solid Edge PDM/PLM Autodesk Vault Altium Vault Enovia Dassault SmarTeam SolidWorks PDM Pro Oracle Agile PTC Windchill SAP PLM Siemens Teamcenter SAP PLM ERP IBM DOORS ORACLE ERP ERP SAP ERP V6 ERP HANNA QAD QAD/Mfg Dynamics NAV Microsoft Dynamics GP Dynamics AX Oracle Netsuite BIM Tools Revit AutoDesk 1 January 2021 Aras Innovator - Connectors Support Matrix ECAD Tools AutoCAD Electrical (Autodesk) Electrical CAD AutoDesk AutoCAD Electrical (Autodesk) Electrical Librarian SolidWorks (Dassault) Electrical Dassault SolidWorks (Dassault) Electrical Librarian Designer Electronic Board Layout CAD Designer Electronic Schematic CAD Designer Electronic Librarian Altium Nexus Server Agent Nexus Electronic Librarian Concord Electronic Librarian Concord PCB Electronic Librarian Xpedition Capture (Mentor Graphic) Electronic Schematic CAD PADS Standard Electronic Schematic CAD Xpedition Electronic Board Layout CAD PADS Standard Electronic Board Layout CAD Xpedition & PADS Professional Electronic Librarian PADS Standard Electronic Librarian Mentor PADS Professional Electronic Schematic CAD PADS Professional Electronic Board Layout CAD Capital Electrical Capital Electrical Librarian EDM Server Agent EDM Librarian Allegro HDL Electronic Schematic CAD OrCAD Capture CIS Electronic Schematic CAD Cadence Allegro & OrCAD Electronic Board Layout CAD Allegro HDL Electronic Librarian OrCAD Electronic Librarian Zuken E3.series (Zuken) Electrical Wiring Layout CAD Elcad Electrical CAD Elcad Electrical Librarian Aucotec Engineering Base Electrical CAD Engineering Base Electrical Librarian EPLAN Electric Electrical CAD EPLAN EPLAN Electric Electrical Librarian Pulsonix Electronic Board Layout CAD Pulsonix Pulsonix Electronic Schematic Layout CAD Pulsonix Electronic Librarian 2 January 2021.
    [Show full text]
  • LH1546ADF Datasheet (PDF)
    LH1546ADF, LH1546ADFTR www.vishay.com Vishay Semiconductors 1 Form A Solid-State Relay (Normally Open) FEATURES • Isolation test voltage 5300 VRMS • Typical RON 22 Ω A 1 4 S1 • Load voltage 350 V • Load current 120 mA C 2 3 S2 • Clean bounce free switching • Current limit protection • Low power consumption • Material categorization: for definitions of compliance please see www.vishay.com/doc?99912 DESCRIPTION APPLICATIONS The LH1546AD is a single channel solid state relay in a • General telecom switching 4 pin SMD package. It is a SPST normally open switch (1 Form A) that replaces electromechanical relays in many • Metering applications. It is constructed using a GaAlAs LED for • Security equipment actuation control and MOSFET switches for the output. • Instrumentation In addition, it employs current-limiting circuitry to provide • Industrial controls overvoltage protection. • Battery management systems • Automatic test equipment AGENCY APPROVALS • UL1577, file no. E52744 ORDERING INFORMATION SMD LH1546A##TR PART NUMBER ELECTR. PACKAGE TAPE AND VARIATION CONFIG. REEL > 0.1 mm PACKAGE UL SMD-4, tubes LH1546ADF SMD-4, tape and reel LH1546ADFTR Rev. 1.8, 05-Jul-2018 1 Document Number: 83836 For technical questions, contact: [email protected] THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000 LH1546ADF, LH1546ADFTR www.vishay.com Vishay Semiconductors ABSOLUTE MAXIMUM RATINGS (Tamb = 25 °C, unless otherwise specified) PARAMETER CONDITION SYMBOL VALUE UNIT INPUT IRED continuous forward current IF 50 mA IRED reverse voltage VR 5V Input power dissipation Pdiss 80 mW OUTPUT DC or peak AC load voltage VL 350 V Continuous DC load current at 25 °C, I 120 mA bidirectional L SSR output power dissipation Pdiss 550 mW SSR Ambient temperature range Tamb -40 to +85 °C Storage temperature range Tstg -40 to +150 °C Soldering temperature t = 10 s max.
    [Show full text]
  • Metadefender Core V4.12.2
    MetaDefender Core v4.12.2 © 2018 OPSWAT, Inc. All rights reserved. OPSWAT®, MetadefenderTM and the OPSWAT logo are trademarks of OPSWAT, Inc. All other trademarks, trade names, service marks, service names, and images mentioned and/or used herein belong to their respective owners. Table of Contents About This Guide 13 Key Features of Metadefender Core 14 1. Quick Start with Metadefender Core 15 1.1. Installation 15 Operating system invariant initial steps 15 Basic setup 16 1.1.1. Configuration wizard 16 1.2. License Activation 21 1.3. Scan Files with Metadefender Core 21 2. Installing or Upgrading Metadefender Core 22 2.1. Recommended System Requirements 22 System Requirements For Server 22 Browser Requirements for the Metadefender Core Management Console 24 2.2. Installing Metadefender 25 Installation 25 Installation notes 25 2.2.1. Installing Metadefender Core using command line 26 2.2.2. Installing Metadefender Core using the Install Wizard 27 2.3. Upgrading MetaDefender Core 27 Upgrading from MetaDefender Core 3.x 27 Upgrading from MetaDefender Core 4.x 28 2.4. Metadefender Core Licensing 28 2.4.1. Activating Metadefender Licenses 28 2.4.2. Checking Your Metadefender Core License 35 2.5. Performance and Load Estimation 36 What to know before reading the results: Some factors that affect performance 36 How test results are calculated 37 Test Reports 37 Performance Report - Multi-Scanning On Linux 37 Performance Report - Multi-Scanning On Windows 41 2.6. Special installation options 46 Use RAMDISK for the tempdirectory 46 3. Configuring Metadefender Core 50 3.1. Management Console 50 3.2.
    [Show full text]
  • Altium's Journey and Its Vision of Industry Transformation
    A Winning Strategy for Value-Creation ALTIUM’S JOURNEY AND ITS VISION OF INDUSTRY TRANSFORMATION 18 June 2021 Agenda 1 Altium’s Journey of Transformation 2 Uniqueness of Altium in the Engineering Software Ecosystem 3 Altium’s Confidence in its Ability to Execute 4 Our Flight Path to Dominance Outstanding Value-Creation Track-Record Over Time ALU Set in 2019 and confident of achieving $500M * Stock Price Revenue Target Set in 2016 and fell short with COVID, $189M ** Delivering Value for our Shareholders $200M is a Hallmark of Altium… Revenue Target • A history of setting and over-achieving Set in 2014 and overachieved, $110M $100M aggressive long-term financial targets Revenue Target • Eight consecutive years of double-digit revenue growth & expanding margin ? • Focused execution with the “ingenuity of and” A$41.60 delivering strong operating leverage A$10.15 • Transparency for stakeholders and all-in reporting (no capitalization of R&D expenses) A$4.36 • Value creation at every stage from leadership to dominance to industry transformation A$0.76 Performing Leading Dominating Transforming 2012 2015 2017 2020 2025 * The target revenue of $500M may include 10-20% from future acquisitions. 3 ** Three months out analysts’ consensus pointed to a revenue target of $208M for FY2020 Pursuing Dominance and Transformation from a Position of Strength Financial Altium Designer Altium 365 Performance Dominance Adoption Altium is the fastest growing EDA company Altium Designer is the most widespread The world’s first digital platform for with 8 consecutive
    [Show full text]
  • Circuitmaker 2000 (The Symbol Will Be Replaced by a Rectangle)
    CircuitMaker® 2000 the virtual electronics lab™ CircuitMaker User Manual advanced schematic capture mixed analog/digital simulation Revision A Software, documentation and related materials: Copyright © 1988-2000 Protel International Limited. All Rights Reserved. Unauthorized duplication of the software, manual or related materials by any means, mechanical or electronic, including translation into another language, except for brief excerpts in published reviews, is prohibited without the express written permission of Protel International Limited. Unauthorized duplication of this work may also be prohibited by local statute. Violators may be subject to both criminal and civil penalties, including fines and/or imprisonment. CircuitMaker, TraxMaker, Protel and Tango are registered trademarks of Protel International Limited. SimCode, SmartWires and The Virtual Electronics Lab are trademarks of Protel International Limited. Microsoft and Microsoft Windows are registered trademarks of Microsoft Corporation. Orcad is a registered trademark of Cadence Design Systems. PADS is a registered trademark of PADS Software. All other trademarks are the property of their respective owners. Printed by Star Printery Pty Ltd ii Table of Contents Chapter 1: Welcome to CircuitMaker Introduction............................................................................................1-1 Required User Background..............................................................1-1 Required Hardware/Software...........................................................1-1
    [Show full text]
  • Electronic Design Automation Tools Part 2 by Christopher Henderson This Article Provides an Overview of the Electronic Design Automation (EDA) Design Tools
    Issue 126 December 2019 Electronic Design Automation Tools Part 2 By Christopher Henderson This article provides an overview of the Electronic Design Automation (EDA) design tools. The EDA industry is an interesting ecosystem and bears discussing, so that the design engineer can Page 1 Electronic Design understand the environment. Automation Tools In last month’s feature article we discussed the three major EDA Part 2 tool suppliers: Cadence Design Systems, Synopsys, and Mentor Graphics, which is now owned by Siemens. Here in Part II we will Page 5 Technical Tidbit briefly discuss interoperability issues between the three major platforms. We’ll also discuss other suppliers developing tools in this area. Finally, we’ll discuss the use case and the strengths and Page 8 Ask the Experts weaknesses of the tool suites. Each of the three major EDA firms creates products that work well within their own portfolio, but what about across the three major Page 10 Spotlight providers? What if you want to create designs using tools from across two or more of the providers? This is a major challenge because it requires that one work with different formats for different files, which Page 13 Upcoming Courses requires translators, scripts and additional programs. What would be most useful is a good interoperability standard, and the good news is that there is one. It is called OpenAccess and is supported and promoted by the Silicon Integration Initiative. OpenAccess actually had its start as the result of a lawsuit against Cadence. Users sued Cadence, claiming that their internal format gave them a controlling monopoly in the design area, and a judge agreed with them.
    [Show full text]
  • 233-203 PCB Terminal Block; Push-Button; 0.5 Mm²; Pin Spacing 2.5 Mm; 3-Pole; CAGE CLAMP®; 0,50 Mm²; Gray
    Data sheet | Item number: 233-203 PCB terminal block; push-button; 0.5 mm²; Pin spacing 2.5 mm; 3-pole; CAGE CLAMP®; 0,50 mm²; gray www.wago.com/233-203 Color: L = (pole no. x pin spacing) + 2.3 mm SubjectItem description to changes. Please also observe the further product documentation! WAGO Kontakttechnik GmbH & Co. KG Do you have any questions about our products? Hansastr. 27 We are always happy to take your call at +49 (571) 887-44222. 32423 Minden Phone: +49571 887-0 | Fax: +49571 887-169 Email: [email protected] | Web: www.wago.com 03.07.2020 Page 1/8 Data sheet | Item number: 233-203 www.wago.com/233-203 Item description Compact PCB terminal strips with CAGE CLAMP® connection and screwdriver actuation parallel or perpendicular to conductor entry Double solder pins for high mechanical Custom color combinations Data Electrical data Ratings per IEC/EN 60664-1 Ratings per IEC/EN 60664-1 Nominal voltage (III/3) 63 V Rated surge voltage (III/3) 2.5 kV Rated voltage (III/2) 160 V Rated surge voltage (III/2) 2.5 kV Nominal voltage (II/2) 320 V Rated surge voltage (II/2) 2.5 kV Rated current 6 A Legend (ratings) (III / 2) ≙ Overvoltage category III / Pollution degree 2 Approvals per UL 1059 Rated voltage UL (Use Group B) 150 V Rated current UL (Use Group B) 4 A Approvals per CSA Rated voltage CSA (Use Group B) 150 V Rated current CSA (Use Group B) 4 A Connection data Connection technology CAGE CLAMP® Actuation type Push-button Solid conductor 0,08 … 0,5 mm² / 28 … 20 AWG Fine-stranded conductor 0,08 … 0,5 mm² / 28 … 20 AWG Fine-stranded conductor; with insulated ferrule 0,25 mm² Fine-stranded conductor; with uninsulated ferrule 0,25 mm² SubjectStrip length to changes.
    [Show full text]
  • Kretskorsdesign
    Kretskorsdesign Schema Nätlista Nätlista Layout Simulering Schema ● Beskriver grafiskt vilka komponenter som finns i kretsen och hur de är sammankopplade. ● Behöver inte ha någon koppling till hur kretsen ser ut fysiskt. Nätlista ● Länken mellan den grafiska beskrivningen i schemat och layout eller simulering. ● Mer eller mindre automatiskt genererad textfil med anslutningarna mellan komponenters pinnar. ● Nät kan ges beskrivande namn i schemat, tex ”GND” ● Nät med samma namn är sammankopplade. Kan användas för att få ett tydligare schema. Layout ● Fysisk beskrivning av kretsen. ● Får information om vilka komponenter(och vilken fysisk kapsel) samt anslutningar mellan dessa från nätlistan. ● Hur komponenterna placeras på kortet och hur de fysiska ledningarna ser ut är upp till den som gör layouten. Vilka program finns det? ● Det finns många alternativ... ● Eagle – Historiskt väldigt populärt. – Gratisversion upp till 2 lager och 80x100mm. – Större kort och/eller kommersiellt bruk numera endast via abonnemang. ● Diptrace – Begränsningar på antalet pinnar, 300 eller 500 för ”non-profit”. – 1000 pinnar för 125$ ”non-profit”, 395$ för motsvarande kommersiella version. Open source ● KiCad – Har utvecklats mycket senaste åren. – Fokus har varit på att förbättra layout-delen. – Nästa version kommer att innehålla b.l.a simulering(ngspice) och förbättringar i schema-delen. ● gEDA/PCB – Lite mer löst sammanhållna verktyg. – PCB är förmodligen det äldsta open-source layoutprogrammet som är aktivt, första versionen kom 1990 för Atari Online ● Easyeda – Schema/layout/simulering. – Tillverkar kort, men genererar även gerberfiler. ● Upverter ● Circuitmaker – Från Altium. – Installeras lokalt, men kräver att man är uppkopplad. Tillverkning Layout Gerber, borr-fil Gerber ● En fil per lager. – Filändelsen brukar indikera vilket lager det ska vara ● En eller två borrfiler(pläterade/opläterade hål).
    [Show full text]
  • Pulsonix Users Guide Pulsonix Users Guide 3
    Pulsonix Design System Users Guide 2 Pulsonix Users Guide Pulsonix Users Guide 3 Copyright Notice Copyright ã WestDev Ltd. 2001-2018 Pulsonix is a Trademark of WestDev Ltd. All rights reserved. E&OE Copyright in the whole and every part of this software and manual belongs to WestDev Ltd. and may not be used, sold, transferred, copied or reproduced in whole or in part in any manner or in any media to any person, without the prior written consent of WestDev Ltd. If you use this manual you do so at your own risk and on the understanding that neither WestDev Ltd. nor associated companies shall be liable for any loss or damage of any kind. WestDev Ltd. does not warrant that the software package will function properly in every hardware software environment. Although WestDev Ltd. has tested the software and reviewed the documentation, WestDev Ltd. makes no warranty or representation, either express or implied, with respect to this software or documentation, their quality, performance, merchantability, or fitness for a particular purpose. This software and documentation are licensed 'as is', and you the licensee, by making use thereof, are assuming the entire risk as to their quality and performance. In no event will WestDev Ltd. be liable for direct, indirect, special, incidental, or consequential damage arising out of the use or inability to use the software or documentation, even if advised of the possibility of such damages. WestDev Ltd. reserves the right to alter, modify, correct and upgrade our software programs and publications without notice and without incurring liability. Microsoft, Windows, Windows NT and Intellimouse are either registered trademarks or trademarks of Microsoft Corporation.
    [Show full text]
  • Tutorial and Design of Printed Circuit Board ”Big Blinky”
    Paper ID #31292 An Electronics Lab Project—Tutorial and Design of Printed Circuit Board ”big blinky” Dr. Rod Blaine Foist, California Baptist University Rod Foist Professor (and IEEE student club advisor), Electrical and Computer Engineering, Gordon & Jill Bourns College of Engineering, California Baptist University, [email protected]. Dr. Foist received his B.S. and M.S. degrees in Electrical Engineering from the University of Washington in 1982 and 1989, respectively. He earned his Ph.D. degree in Electrical and Computer Engineering from the University of British Columbia in 2011, specializing in signal processing of spectroscopy data with secondary emphasis in system-on-chip implementation. His on-going research interests involve embedded processing using FPGAs and hardware acceleration of algorithms. In the fall of 2011, Dr. Foist joined the College of Engineering at California Baptist University. He is a U.S. Navy veteran who still strives to serve God and country. He has been happily married for 42 years and has four adult children and two grandchildren. Dr. John Butler, California Baptist University Dr. John Butler is currently an Assistant Professor in the department of Electrical and Computer En- gineering at California Baptist University. He received his B.S., M.S., and Ph.D. degrees in Electrical Engineering from the University of California, Riverside, in 2009, 2011, and 2014, respectively. In the fall of 2018 Dr. Butler joined the Gordon and Jill Bourns College of Engineering at California Baptist University as an Assistant Professor. Prior to this, he served as an Adjunct Professor since 2014. His re- search background includes nanoscale fabrication and characterization, particularly of magnetic thin films for data storage and logic devices.
    [Show full text]
  • Pulsonix PCB Design
    Pulsonix PCB Design Effortless PCB Layouts Pulsonix PCB Layout Construction Lines Pulsonix provides an expert design environment to get your boards Unique to Pulsonix, construction lines provide user-definable 'guide' produced fast with as little effort as possible.With unparalleled ease lines within your design. Use construction lines to create complex of use, Pulsonix provides a feature-rich toolset to get the job done board outlines or design items and to align irregular shapes.With efficiently. Everything in Pulsonix is logical, easy to setup and easy to their own layer, colour and style, construction lines are valuable for all use. Even complex design constraint rules can be easily defined using 2D creation without the need to import complex shapes from highly accessible dialogs. outside of your PCB design environment. Technology files for fast start-up True Mixed Technology Support Just like templates used for other desktop products, Pulsonix has a Technology is supported for standard plated through holes, surface unique system of technology files for fast start-up. Customise and mount devices/technologies, blind and buried vias and laser/plasma pre-define items such as Design rules, Layers, Materials, Spacing rules drilled micro-vias. Pads with slots or non-round holes are easily and Copper/Thermal rules as well as styles for text, tracks, pads, lines achieved using standard pad style definitions or custom pad shapes. to name a few. Company standards can be created in one file then used and shared by all Pulsonix users.Technology files can be created and updated as you design to create a master file containing all your design settings.
    [Show full text]