DOCSLIB.ORG

SMBIOS) Reference 6 Specification

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
SMBIOS) Reference 6 Specification 1 2 Document Identifier: DSP0134 3 Date: 2019-08-22 4 Version: 3.3.0 5 System Management BIOS (SMBIOS) Reference 6 Specification 7 Supersedes: 3.2.0 8 Document Class: Normative 9 Document Status: Published 10 Document Language: en-US 11 System Management BIOS (SMBIOS) Reference Specification DSP0134 12 Copyright Notice 13 Copyright © 2000, 2002, 2004–2019 DMTF. All rights reserved. 14 DMTF is a not-for-profit association of industry members dedicated to promoting enterprise and systems 15 management and interoperability. Members and non-members may reproduce DMTF specifications and 16 documents, provided that correct attribution is given. As DMTF specifications may be revised from time to 17 time, the particular version and release date should always be noted. 18 Implementation of certain elements of this standard or proposed standard may be subject to third party 19 patent rights, including provisional patent rights (herein "patent rights"). DMTF makes no representations 20 to users of the standard as to the existence of such rights, and is not responsible to recognize, disclose, 21 or identify any or all such third party patent right, owners or claimants, nor for any incomplete or 22 inaccurate identification or disclosure of such rights, owners or claimants. DMTF shall have no liability to 23 any party, in any manner or circumstance, under any legal theory whatsoever, for failure to recognize, 24 disclose, or identify any such third party patent rights, or for such party’s reliance on the standard or 25 incorporation thereof in its product, protocols or testing procedures. DMTF shall have no liability to any 26 party implementing such standard, whether such implementation is foreseeable or not, nor to any patent 27 owner or claimant, and shall have no liability or responsibility for costs or losses incurred if a standard is 28 withdrawn or modified after publication, and shall be indemnified and held harmless by any party 29 implementing the standard from any and all claims of infringement by a patent owner for such 30 implementations. 31 For information about patents held by third-parties which have notified the DMTF that, in their opinion, 32 such patent may relate to or impact implementations of DMTF standards, visit 33 http://www.dmtf.org/about/policies/disclosures.php. 34 This document’s normative language is English. Translation into other languages is permitted. 2 Published Version 3.3.0 DSP0134 System Management BIOS (SMBIOS) Reference Specification 35 CONTENTS 36 Foreword ....................................................................................................................................................... 9 37 Introduction.................................................................................................................................................. 10 38 Document conventions ........................................................................................................................ 10 39 Typographical conventions ....................................................................................................... 10 40 Document version number conventions ................................................................................... 10 41 1 Scope .................................................................................................................................................. 13 42 1.1 Supported processor architectures ........................................................................................... 13 43 2 Normative references .......................................................................................................................... 13 44 3 Terms and definitions .......................................................................................................................... 15 45 4 Symbols and abbreviated terms .......................................................................................................... 15 46 5 Accessing SMBIOS information .......................................................................................................... 21 47 5.1 General ..................................................................................................................................... 21 48 5.2 Table convention ....................................................................................................................... 22 49 5.2.1 SMBIOS 2.1 (32-bit) Entry Point .................................................................................. 22 50 5.2.2 SMBIOS 3.0 (64-bit) Entry Point .................................................................................. 23 51 6 SMBIOS structures .............................................................................................................................. 25 52 6.1 Structure standards ................................................................................................................... 25 53 6.1.1 Structure evolution and usage guidelines .................................................................... 26 54 6.1.2 Structure header format ............................................................................................... 27 55 6.1.3 Text strings .................................................................................................................. 27 56 6.2 Required structures and data ................................................................................................... 28 57 6.3 SMBIOS fields and CIM MOF properties .................................................................................. 29 58 7 Structure definitions ............................................................................................................................. 30 59 7.1 BIOS Information (Type 0) ........................................................................................................ 30 60 7.1.1 BIOS Characteristics.................................................................................................... 32 61 7.1.2 BIOS Characteristics Extension Bytes......................................................................... 33 62 7.2 System Information (Type 1) .................................................................................................... 34 63 7.2.1 System — UUID ........................................................................................................... 35 64 7.2.2 System — Wake-up Type ............................................................................................ 36 65 7.3 Baseboard (or Module) Information (Type 2) ........................................................................... 36 66 7.3.1 Baseboard — feature flags .......................................................................................... 37 67 7.3.2 Baseboard — Board Type ........................................................................................... 38 68 7.4 System Enclosure or Chassis (Type 3) .................................................................................... 38 69 7.4.1 System Enclosure or Chassis Types ........................................................................... 40 70 7.4.2 System Enclosure or Chassis States........................................................................... 41 71 7.4.3 System Enclosure or Chassis Security Status ............................................................ 42 72 7.4.4 System Enclosure or Chassis — Contained Elements................................................ 42 73 7.5 Processor Information (Type 4) ................................................................................................ 43 74 7.5.1 Processor Information — Processor Type ................................................................... 46 75 7.5.2 Processor Information — Processor Family ................................................................ 47 76 7.5.3 Processor ID field format ............................................................................................. 53 77 7.5.4 Processor Information — Voltage ................................................................................ 54 78 7.5.5 Processor Information — Processor Upgrade ............................................................. 54 79 7.5.6 Processor Information — Core Count.......................................................................... 56 80 7.5.7 Processor Information — Core Enabled ...................................................................... 57 81 7.5.8 Processor Information — Thread Count ...................................................................... 57 82 7.5.9 Processor Characteristics ............................................................................................ 57 83 7.6 Memory Controller Information (Type 5, Obsolete) .................................................................. 58 84 7.6.1 Memory Controller Error Detecting Method ................................................................. 59 85 7.6.2 Memory Controller Error Correcting Capability ............................................................ 59 86 7.6.3 Memory Controller Information — Interleave Support ................................................. 60 Version 3.3.0 Published 3 System Management BIOS (SMBIOS) Reference Specification DSP0134 87 7.6.4 Memory Controller Information — Memory Speeds .................................................... 60 88 7.7 Memory Module Information (Type 6, Obsolete) .....................................................................
Load more

Recommended publications
  • Intel Embedded Graphics Drivers, EFI Video Driver, and Video BIOS V10.4
    Intel® Embedded Graphics Drivers, EFI Video Driver, and Video BIOS v10.4 User’s Guide April 2011 Document Number: 274041-032US INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR. Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked “reserved” or “undefined.” Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information. The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.
    [Show full text]
  • Experiment #0
    LAB. 2: BIOS Interrupts (Int 10h) Text and Pixel based Graphics Objectives: The objective of this experiment is to introduce BIOS interrupt service routines to write assembly language programs for text and pixel based graphics. 1.1 Introduction: The Basic Input Output System (BIOS) is a set of x86 subroutines stored in Read-Only Memory (ROM) that can be used by any operating system (DOS, Windows, Linux, etc) for low-level input/output to various devices. Some of the services provided by BIOS are also provided by DOS. In fact, a large number of DOS services make use of BIOS services. There are different types of interrupts available which are divided into several categories as shown below: Interrupt Types Description 0h - 1Fh BIOS Interrupts 20h - 3Fh DOS Interrupts 40h - 7Fh reserved 80h - F0h ROM BASIC F1h - FFh not used BIOS interrupt routines provide a number of services that can be used to write programs. These services include formatting disks, creating disk files, reading from or writing to files, reading from keyboard, writing to display monitor, etc. The software interrupt instruction INT is used for calling these services. In text mode, the cursor is always displayed on the screen and the resolution is indicated as number of characters per line and number of lines per screen. In graphics mode, the cursor will not appear on the screen and the resolution is specified as number of pixels per line and number of lines per screen. Text can be used as usual in graphics mode. 1 1.2 Text Mode Programming 0,0 0,79 0,4F(hex) Screen Center 12,39 0C,27(hex) 24,0 24,79 18,0(hex) 18,4F(hex) Positions on the screen are referenced using (row, column) coordinates.
    [Show full text]
  • Hacking the Extensible Firmware Interface
    HackingHacking thethe ExtensibleExtensible FirmwareFirmware InterfaceInterface John Heasman, Director of Research Agenda The role of the BIOS Attacking a legacy BIOS Limitations of the legacy BIOS Introduction to the EFI environment Attacking the EFI environment UEFI, summary and conclusions Some Caveats… This talk is about rootkit persistence - How to deploy a rootkit from the BIOS/EFI - Not concerned with what the rootkit actually does This talk is not about Trusted Computing… - EFI spec does not mandate TPM Some attacks may require physical access - And most require root access - Could be deployed as a blended attack - e.g. browser bug -> escalation to kernel -> firmware Parts of this research are still work in progress… The Role of the BIOS Test and initialise the hardware - Configure Northbridge and Southbridge Locate and execute options ROMs - Scan PCI buses - Copy option ROMs to RAM - Scan RAM for options ROMs and execute Provide means of user configuration - User can select boot device priority and configure hw - Persists settings to CMOS Launch bootloader Attacking a Legacy BIOS #1 - Modify BIOS code and reflash firmware #2 - Modify PCI Option ROM and reflash device #3 - Modify ACPI tables and reflash firmware #4 - Non-persistent warm reboot attacks 1. Patching the BIOS Many places that we can insert code - Ultimately we want to subvert the bootloader - The bootloader relies on the Interrupt Vector Table - The IVT is created dynamically BIOS calls int 19h (“the bootstrap loader” vector) - Append code before this call after IVT is built - Rewrite IVT to hook desired interrupt Caveats: - May require physical access (write protect jumper) - Secure Flash may prevent unsigned updates 2.
    [Show full text]
  • Embedded BIOS User's Manual
    Embedded BIOSTM 4.1 The Full-Featured BIOS for Embedded Systems and Consumer Electronics* BIOS User’s Manual with BIOS Interrupt Reference Copyright (C) 1990-1998 General Software, Inc. All rights reserved. TABLE OF CONTENTS KEY EMBEDDED BIOS CONCEPTS ................................................................................................ 7 1.1 ARCHITECTURAL OVERVIEW .......................................................................................................7 1.1.1 MEMORY MODEL.....................................................................................................................8 1.1.1.1 The Interrupt Vector Table.................................................................................................8 1.1.1.2 The BIOS Data Area..........................................................................................................8 1.1.1.3 Free Low RAM..................................................................................................................8 1.1.1.4 The Extended BIOS Data Area...........................................................................................9 1.1.1.5 Expanded Memory.............................................................................................................9 1.1.1.6 Video ROM Extensions......................................................................................................9 1.1.1.7 Other ROM Extensions......................................................................................................9 1.1.1.8 The
    [Show full text]
  • The List of All Interrupts That Are Currently Supported by the Emulator
    basic 8086 and dos interrupts that are currently supported by the emulator Page 1 of 19 The list of all interrupts that are currently supported by the emulator. These interrupts should be compatible with IBM PC and all generations of x86, original Intel 8086 and AMD compatible microprocessors, however Windows XP may overwrite some of the original interrupts. Quick reference: INT 21h INT 10h/00h INT 21h/35h INT 21h/01h INT 10h/01h INT 10h/1003h INT 21h/39h INT 21h/02h INT 10h/02h INT 11h INT 21h/3Ah INT 21h/05h INT 10h/03h INT 12h INT 21h/3Bh INT 21h/06h INT 10h/05h INT 13h/00h INT 21h/3Ch INT 21h/07h INT 10h/06h INT 13h/02h INT 21h/3Dh INT 33h/0000h INT 21h/09h INT 10h/07h INT 13h/03h INT 21h/3Eh INT 33h/0001h INT 21h/0Ah INT 10h/08h INT 15h/86h INT 21h/3Fh INT 33h/0002h INT 21h/0Bh INT 10h/09h INT 16h/00h INT 21h/40h INT 33h/0003h INT 21h/0Ch INT 10h/0Ah INT 16h/01h INT 21h/41h INT 21h/0Eh INT 10h/0Ch INT 19h INT 21h/42h INT 21h/19h INT 10h/0Dh INT 1Ah/00h INT 21h/47h INT 21h/25h INT 10h/0Eh INT 20h INT 21h/4Ch INT 21h/2Ah INT 10h/13h INT 21h/56h INT 21h/2Ch the short list of supported interrupts with descriptions: INT 10h / AH = 0 - set video mode. input: AL = desired video mode. these video modes are supported: 00h - text mode.
    [Show full text]
  • EPSON DBIOS Basic Functions-E
    MF1059-02 EPSON DBIOS Manual (Basic Functions) EPSON DBIOS Manual (Basic Functions) ELECTRONIC DEVICES MARKETING DIVISION Electronic Devices Information on Epson WWW server http://www.epson.co.jp First issue March,1998 Printed September, 1998 in Japan P B NOTICE No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Control Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency. ©Seiko Epson Corporation 1998 All rights reserved. IBM and PS/2 are registered trademarks of International Business Machines Corporation. MS-DOS is a registered treademark of Microsoft. All other product names mentioned herein are trademarks and/or registered trademarks of their respective companies.
    [Show full text]
  • DOS INTERRUPTS DOSINTS.DOC Page 1 of 117 Page 2 of 117 DOSINTS.DOC Contents
    DOS INTERRUPTS DOSINTS.DOC Page 1 of 117 Page 2 of 117 DOSINTS.DOC Contents THE LEGAL WORDS .................................................................................................................................... 13 THE INTERRUPTS ........................................................................................................................................ 14 INT 00 - internal - DIVIDE ERROR ................................ ................................ ................................ ................................ ................................ ............ 14 INT 01 - internal - SINGLE-STEP ................................ ................................ ................................ ................................ ................................ ............... 14 INT 02 - hardware - NMI (NON-MASKABLE INTERRUPT) ................................ ................................ ................................ ................................ 14 INT 03 - ONE-BYTE INTERRUPT ................................ ................................ ................................ ................................ ................................ ............. 14 INT 04 - internal - OVERFLOW ................................ ................................ ................................ ................................ ................................ .................. 14 INT 05 - PRINT-SCREEN KEY ................................ ................................ ................................ ...............................
    [Show full text]
  • System Management BIOS (SMBIOS) Reference Specification DSP0134
    1 2 Document Identifier: DSP0134 3 Date: 2020-07-17 4 Version: 3.4.0 5 System Management BIOS (SMBIOS) Reference 6 Specification 7 Supersedes: 3.3.0 8 Document Class: Normative 9 Document Status: Published 10 Document Language: en-US 11 System Management BIOS (SMBIOS) Reference Specification DSP0134 12 Copyright Notice 13 Copyright © 2000, 2002, 2004–2020 DMTF. All rights reserved. 14 DMTF is a not-for-profit association of industry members dedicated to promoting enterprise and systems 15 management and interoperability. Members and non-members may reproduce DMTF specifications and 16 documents, provided that correct attribution is given. As DMTF specifications may be revised from time to 17 time, the particular version and release date should always be noted. 18 Implementation of certain elements of this standard or proposed standard may be subject to third party 19 patent rights, including provisional patent rights (herein "patent rights"). DMTF makes no representations 20 to users of the standard as to the existence of such rights, and is not responsible to recognize, disclose, 21 or identify any or all such third party patent right, owners or claimants, nor for any incomplete or 22 inaccurate identification or disclosure of such rights, owners or claimants. DMTF shall have no liability to 23 any party, in any manner or circumstance, under any legal theory whatsoever, for failure to recognize, 24 disclose, or identify any such third party patent rights, or for such party’s reliance on the standard or 25 incorporation thereof in its product, protocols or testing procedures. DMTF shall have no liability to any 26 party implementing such standard, whether such implementation is foreseeable or not, nor to any patent 27 owner or claimant, and shall have no liability or responsibility for costs or losses incurred if a standard is 28 withdrawn or modified after publication, and shall be indemnified and held harmless by any party 29 implementing the standard from any and all claims of infringement by a patent owner for such 30 implementations.
    [Show full text]
  • Flea86 Level-1 Preliminary User Manual Rev 0.20 (.PDF)
    Flea86 level-1 System User Manual Revision 0.20 (Preliminary document) Contents: SECTION 1 - INTRODUCTION ............................................................................................................................ 3 SECTION 2 - GETTING STARTED WITH THE FLEA86 ............................................................................................. 4 SECTION 3 - USING THE FLEASET.EXE UTILITY .................................................................................................... 6 SECTION 4 - FLEA86 LEVEL-1 SYSTEM OVERVIEW .............................................................................................. 7 SECTION 5 - SOUND GENERATION .................................................................................................................. 12 SECTION 6 - VIDEO CONTROLLER .................................................................................................................... 13 SECTION 7 - FLEACOM SERIAL COMMUNICATIONS PORT ................................................................................. 20 SECTION 8 - FLEABUS-I CONTROL PORT .......................................................................................................... 24 SECTION 9 - MASS STORAGE .......................................................................................................................... 30 SECTION 10 – INPUT DEVICES ......................................................................................................................... 31 SECTION 11 - PC SYSTEM SERVICES
    [Show full text]
  • Graphics in Pmode Video Timing VGA Super VGA (SVGA)
    Graphics in pmode 'How do I enable graphics from protected mode?' 1. You don't. Graphics programming is fun, but graphics are hardly essential for an OS. Don't get side-tracked. 2. Call the BIOS mode-set interrupt in the 16-bit boot code, before the pmode kernel starts. 3. Use protected-mode code to program the VGA directly, without using the BIOS. This works only with VGA- compatible video boards and VGA-compatible video modes. 4. Add a virtual 8086 mode monitor (VMM) to your OS. Call the BIOS mode-set interrupt in virtual 8086 mode. 5. Switch from pmode to real mode, call the BIOS mode-set interrupt in real mode, then return to pmode. 6. Write a protected-mode driver specifically for the SVGA chip used in your video board. Someone else who wants to use your OS must have the same video board (or they must write a new driver for their own video board). 7. Call VBE 3.x BIOS functions in 16-bit protected mode. Few video cards support VBE 3.x. Video timing Dot clock (pixel clock) Character clock = dot clock divided by 8 or 9 Horizontal sync (retrace) frequency = character clock / horizontal total Horizontal total / horizontal displayed ~ 1.2 (20% overscan) Vertical sync (retrace) frequency = horizontal sync frequency / vertical total Vertical total / vertical displayed ~ 1.1 (10% overscan) VGA INT 10h VGA BIOS interrupts which work in real or virtual-8086 mode only, to set mode, change font, etc. Dot clock is one of: 28.35, 25.2, 14.175, or 12.6 MHz Character clock is dot clock divided by 8 or 9 Horizontal sync frequency for very old VGA monitors is always 31.5 kHz.
    [Show full text]
  • VESA BIOS Extension (VBE) Core Functions Standard Version
    VBE Core Standard VESA ® Video Electronics Standards Association 2150 North First Street, Suite 440 Phone: (408) 435-0333 San Jose, CA 95131-2029 FAX: (408) 435-8225 VESA BIOS EXTENSION (VBE) Core Functions Standard Version: 2.0 Document Revision: 1.1 Ratification Date: November 18, 1994 Purpose To standardize a modular, software interface to display and audio devices. The VBE interface is intended to simplify and encourage the development of applications that wish to use graphics, video, and audio devices without specific knowledge of the internal operation of the evolving target hardware. Summary The VBE standard defines a set of extensions to the VGA ROM BIOS services. These functions can be accessed under DOS through interrupt 10h, or be called directly by high performance 32-bit applications and operating systems other than DOS. These extensions also provide a hardware-independent mechanism to obtain vendor information, and serve as an extensible foundation for OEMs and VESA to facilitate rapid software support of emerging hardware technology without sacrificing backwards compatibility. Page ii VBE CORE FUNCTIONS VERSION 2.0 DOCUMENT REVISION 1.1 Intellectual Property Copyright © 1993, 1995 - Video Electronics Standards Association. Duplication of this document within VESA member companies for review purposes is permitted. This document may be posted online in its unmodified, read-only format only. No charges, other than standard connect or download charges, may be assessed for this document. All other rights reserved. While every precaution has been taken in the preparation of this standard, the Video Electronics Standards Association and its contributors assume no responsibility for errors or omissions, and make no warranties, expressed or implied, of functionality or suitability for any purpose.
    [Show full text]
  • Chips & Technologies 65550 Video Controller Document
    OC65550 HiQV32 Series VGA BIOS OEM Reference Guide Revision 1.4 May 1997 PRELIMINARY Copyright Notice Copyright 1996-97 Chips and Technologies, Inc. ALL RIGHTS RESERVED. This manual is copyrighted by Chips and Technologies, Inc. You may not reproduce, transmit, transcribe, store in a retrieval system, or translate into any language or computer language, in any form or by any means - electronic, mechanical, magnetic, optical, chemical , manual, or otherwise - any part of this publication without the express written permission of Chips and Technologies, Inc. Restricted Rights Legend Use, duplication, or disclosure by the Government is subject to restrictions set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at 252.277- 7013. Trademark Acknowledgment The CHIPS Logo is registered trademark of Chips and Technologies, Inc. HiQVideo and HiQV32 are trademarks of Chips and Technologies, Inc. RAMDAC is a trademark of Brooktree Corporation. Hercules is a trademark of Hercules Computer Technology. IBM, AT, and PS/2 are registered trademarks of International Business Machines Corporation. Microsoft is a registered trademark of Microsoft Corporation. MS-DOS and Windows are trademarks of Microsoft Corporation. VESA is a registered trademark of Video Electronics Standards Association. VL-Bus is a trademark of Video Electronics Standards Association. All other trademarks are the property of their respective holders. Disclaimer This document is provided for the general information of the customer. Chips and Technologies, Inc., reserves the right to modify the information contained herein as necessary and the customer should ensure that it has the most recent revision of the document. CHIPS makes no warranty for the use of its products and bears no responsibility for any errors which may appear in this document.
    [Show full text]