Switch Kenji Yoshigoe University of South Florida

Total Page:16

File Type:pdf, Size:1020Kb

Switch Kenji Yoshigoe University of South Florida University of South Florida Scholar Commons Graduate Theses and Dissertations Graduate School 8-9-2004 Design and Evaluation of the Combined Input and Crossbar Queued (CICQ) Switch Kenji Yoshigoe University of South Florida Follow this and additional works at: https://scholarcommons.usf.edu/etd Part of the American Studies Commons Scholar Commons Citation Yoshigoe, Kenji, "Design and Evaluation of the Combined Input and Crossbar Queued (CICQ) Switch" (2004). Graduate Theses and Dissertations. https://scholarcommons.usf.edu/etd/1313 This Dissertation is brought to you for free and open access by the Graduate School at Scholar Commons. It has been accepted for inclusion in Graduate Theses and Dissertations by an authorized administrator of Scholar Commons. For more information, please contact [email protected]. Design and Evaluation of the Combined Input and Crossbar Queued (CICQ) Switch by Kenji Yoshigoe A dissertation submitted in partial fulfillment of the requirements for the degree of Doctor of Philosophy in Computer Science and Engineering Department of Computer Science and Engineering College of Engineering University of South Florida Major Professor: Kenneth J. Christensen, Ph.D. Tapas K. Das, Ph.D. Miguel A. Labrador, Ph.D. Rafael A. Perez, Ph.D. Stephen W. Suen, Ph.D. Date of Approval: August 9, 2004 Keywords: Performance Evaluation, Packet switches, Variable-length packets, Stability, Scalability © Copyright 2004, Kenji Yoshigoe Acknowledgements I would like to express my gratitude to my advisor Dr. Kenneth J. Christensen for providing me tremendous opportunities and support. He has opened the door for me to pursue an academic career, and has mentored me to a great extent. I would not have been able to come this far, had I not had his valuable advice throughout my Ph.D. studies. I would like to thank my committee: Dr. Tapas K. Das, Dr. Miguel A. Labrador, Dr. Rafael A. Perez, and Dr. Stephen W. Suen. I would like to acknowledge the National Science Foundation and the Department of Computer Science and Engineering at the University of South Florida for financial support. And last, but not least, I would like to acknowledge my parents. I dedicate this to you since it would not have been possible without your unconditional support. Table of Contents List of Tables.......................................................................................................................v List of Figures ................................................................................................................... vi Glossary of Acronyms...................................................................................................... xii Abstract .............................................................................................................................xv Chapter 1: Introduction .......................................................................................................1 1.1 Background ...............................................................................................................1 1.2 Motivation.................................................................................................................3 1.3 Contributions of this dissertation ..............................................................................5 1.4 Organization of this dissertation ...............................................................................6 Chapter 2: Background on Packet Switching......................................................................8 2.1 Packet switch buffering architectures .......................................................................8 2.2 Output queued switches ............................................................................................9 2.3 Shared-buffer switches............................................................................................10 2.4 Input queued switches.............................................................................................11 2.5 Virtual output queued IQ switches..........................................................................14 2.6 VOQ scheduling algorithms....................................................................................15 2.6.1 Maximum matching .........................................................................................17 2.6.2 Sequential matching algorithms.......................................................................18 2.6.2.1 Wave front arbiter and wrapped wave front arbiter ..................................19 2.6.2.2 Two-dimensional round-robin...................................................................21 2.6.3 Parallel matching algorithms............................................................................22 2.6.3.1 Parallel iterative matching.........................................................................22 2.6.3.2 Statistical matching ...................................................................................23 2.6.3.3 Weighted PIM ...........................................................................................23 i 2.6.3.4 Round-robin matching...............................................................................24 2.6.3.5 SLIP...........................................................................................................25 2.6.3.6 Iterative SLIP ............................................................................................27 2.6.3.7 FIRM .........................................................................................................27 2.6.3.8 Shakeup techniques...................................................................................28 2.6.3.9 Dual round-robin matching .......................................................................28 2.6.3.10 Load-balancing Birkhoff-von Neumann switch......................................29 2.7 Combined input and output queued switches..........................................................30 2.8 Crossbar queued switches .......................................................................................31 2.9 VOQ CICQ switches...............................................................................................34 Chapter 3: Performance Evaluation of the CICQ Switch .................................................37 3.1 The simulation model..............................................................................................37 3.1.1 Switch model....................................................................................................37 3.1.2 Stopping criteria...............................................................................................40 3.2 Traffic models for evaluating the CICQ switch......................................................41 3.2.1 Bernoulli and Interrupted Bernoulli Process arrival processes ........................41 3.2.2 USF synthetic traffic ........................................................................................43 3.3 Simulation experiments...........................................................................................44 3.4 Experiment results...................................................................................................45 Chapter 4: Eliminating Instability in IQ and CICQ Switches...........................................51 4.1 Unstable regions in VOQ switches .........................................................................51 4.2 An Erlang space model for unstable region ............................................................54 4.3 The new burst stabilization protocol.......................................................................55 4.4 Simulation evaluation of burst stabilization protocol .............................................56 4.5 An analytical model of burst stabilization ..............................................................60 4.5.1 Vacating server approximation ........................................................................62 4.5.2 Port 2 analysis ..................................................................................................64 4.5.3 Port 1 analysis ..................................................................................................65 4.5.4 Bounds on BURST............................................................................................67 4.5.5 Numerical results..............................................................................................68 ii Chapter 5: Switching Variable-Length Packets ................................................................70 5.1 Packet-to-cell segmentation schemes in IQ switches..............................................70 5.1.1 Models of quantized service time queues ........................................................72 5.1.1.1 Ceiling of well known distributions..........................................................72 5.1.1.2 M/G/1 analysis ..........................................................................................74 5.1.1.3 Application of models to packet-to-cell segmenting.................................75 5.1.2 Simulation of iSLIP with packet segmentation................................................77 5.1.2.1 Traffic model.............................................................................................77 5.1.2.2 Simulation experiments.............................................................................78 5.1.2.3 Experiment results.....................................................................................79
Recommended publications
  • Italic Entries Indicatefigures. 319-320,320
    Index A Analytic hierarchy process, 16-24, role of ORIMS, 29-30 17-18 Availability,31 A * algorithm, 1 absolute, relative measurement Averch-lohnson hypothesis, 31 Acceptance sampling, 1 structural information, 17 Accounting prices. 1 absolute measurement, 23t, 23-24, Accreditation, 1 24 B Active constraint, 1 applications in industry, Active set methods, 1 government, 24 Backward chaining, 33 Activity, 1 comments on costlbenefit analysis, Backward Kolmogorov equations, 33 Activity-analysis problem, 1 17-19 Backward-recurrence time, 33 Activity level, 1 decomposition of problem into Balance equations, 33 Acyclic network, 1 hierarchy, 21 Balking, 33 Adjacency requirements formulation, eigenvector solution for weights, Banking, 33-36 facilities layout, 210 consistency, 19-20, 20t banking, 33-36 Adjacent, 1 employee evaluation hierarchy, 24 portfolio diversification, 35-36 Adjacent extreme points, 1 examples, 21-24 portfolio immunization, 34-35 Advertising, 1-2, 1-3 fundamental scale, 17, 18, 18t pricing contingent cash flows, competition, 3 hierarchic synthesis, rank, 20-21 33-34 optimal advertising policy, 2-3 pairwise comparison matrix for BarChart, 37 sales-advertising relationship, 2 levell, 21t, 22 Barrier, distance functions, 37-39 Affiliated values bidding model, 4 random consistency index, 20t modified barrier functions, 37-38 Affine-scaling algorithm, 4 ranking alternatives, 23t modified interior distance Affine transformation, 4 ranking intensities, 23t functions, 38-39 Agency theory, 4 relative measurement, 21, 21-22t, Basic feasible solution, 40 Agriculture 21-24 Basic solution, 40 crop production problems at farm structural difference between Basic vector, 40, 41 level,429 linear, nonlinear network, 18 Basis,40 food industry and, 4-6 structuring hierarchy, 20 Basis inverse, 40 natural resources, 428-429 synthesis, 23t Batch shops, 41 regional planning problems, 429 three level hierarchy, 17 Battle modeling, 41-44 AHP, 7 Animation, 24 attrition laws, 42-43 AI, 7.
    [Show full text]
  • Instability Phenomena in Underloaded Packet Networks with Qos Schedulers M.Ajmone Marsan, M.Franceschinis, E.Leonardi, F.Neri, A.Tarello
    Instability Phenomena in Underloaded Packet Networks with QoS Schedulers M.Ajmone Marsan, M.Franceschinis, E.Leonardi, F.Neri, A.Tarello Abstract— Instability in packet-switching networks is normally The first results showing that instability can happen also in associated with overload conditions, since queueing network mod- underloaded queueing networks1 started to appear less than a els show that, in simple configurations, only overload generates decade ago [9], [10], when some classes of queueing networks instability. However, some results showing that instability can happen also in underloaded queueing networks appeared in the were identified, for which underload does not automatically recent literature. Underload instabilities can be produced by guarantee stability, i.e., for which the backlog at some queue complex scheduling algorithms, that bear significant resemblance in the network can indefinitely grow also when such queue is to the Quality of Service (QoS) schedulers considered today for not overloaded. It is important to observe that these underload packet networks. In this paper, we study with fluid models and instabilities are often produced either by customer routes that with adversarial queueing theory possible underload instabilities due to strict-priority schedulers and to Generalized Processor visit several times the same queues, or by variations of the Sharing (GPS) schedulers. customer service times at the different queues, or by complex scheduling algorithms. The first hints to the possible connections between underload
    [Show full text]
  • Scalable Multi-Module Packet Switches with Quality of Service
    Scalable Multi-module Packet Switches with Quality of Service Santosh Krishnan Submitted in partial fulfillment of the requirements for the degree of Doctor of Philosophy in the Graduate School of Arts and Sciences COLUMBIA UNIVERSITY 2006 c 2006 Santosh Krishnan All Rights Reserved ABSTRACT Scalable Multi-module Packet Switches with Quality of Service Santosh Krishnan The rapid growth in packet-based network traffic has resulted in a growing demand for network switches that can scale in capacity with increasing interface transmission rates and higher port counts. Furthermore, the continuing migration of legacy circuit-switched services to a shared IP/MPLS packet-based network requires such network switches to provide an adequate Quality of Service (QoS) in terms of traffic prioritization, as well as bandwidth and delay guarantees. While technology advances, such as the usage of faster silicon and optical switching components, pro- vide one dimension to address this demand, architectural improvements provide the other. This dissertation addresses the latter topic. Specifically, we address the subject of constructing and analyzing high-capacity QoS-capable packet switches using multiple lower-capacity modules. Switches with the output-queueing (OQ) discipline, in theory, provide the best perfor- mance in terms of throughput as well as QoS, but do not scale in capacity with increasing rates and port counts. Input-queued (IQ) switches, on the other hand, scale better but require complex arbitration procedures, sometimes impractical, to achieve the same level of performance. We leverage the state-of-the-art in OQ and IQ switching systems and establish a new taxonomy for a class of three-stage packet switches, which we call Buffered Clos Switches.
    [Show full text]
  • Improving the Scalability of High Performance Computer Systems
    IMPROVING THE SCALABILITY OF HIGH PERFORMANCE COMPUTER SYSTEMS Inauguraldissertation zur Erlangung des akademischen Grades eines Doktors der Naturwissenschaften der Universität Mannheim vorgelegt von Heiner Hannes Litz aus Heidelberg (Diplom-Informatiker der Technischen Informatik) Mannheim, 2010 Dekan: Professor Dr. W. Effelsberg, Universität Mannheim Referent: Professor Dr. U. Brüning, Universität Heidelberg Korreferent: Professor Dr. R. Männer, Universität Heidelberg Tag der mündlichen Prüfung: 17. März 2011 Für Regine Abstract Improving the performance of future computing systems will be based upon the ability of increasing the scalability of current technology. New paths need to be explored, as operating principles that were applied up to now are becoming irrelevant for upcoming computer architectures. It appears that scaling the number of cores, processors and nodes within an system represents the only feasible alternative to achieve Exascale performance. To accomplish this goal, we propose three novel techniques addressing different layers of computer systems. The Tightly Coupled Cluster technique significantly improves the communication for inter node communication within compute clusters. By improving the latency by an order of magnitude over existing solutions the cost of communication is considerably reduced. This enables to exploit fine grain parallelism within applications, thereby, extending the scalability considerably. The mechanism virtually moves the network interconnect into the processor, bypassing the latency of the I/O interface and rendering protocol conversions unnecessary. The technique is implemented entirely through firmware and kernel layer software utilizing off-the-shelf AMD processors. We present a proof-of-concept implementation and real world benchmarks to demonstrate the superior performance of our technique. In particular, our approach achieves a software-to- software communication latency of 240 ns between two remote compute nodes.
    [Show full text]
  • EUROPEAN CONFERENCE on QUEUEING THEORY 2016 Urtzi Ayesta, Marko Boon, Balakrishna Prabhu, Rhonda Righter, Maaike Verloop
    EUROPEAN CONFERENCE ON QUEUEING THEORY 2016 Urtzi Ayesta, Marko Boon, Balakrishna Prabhu, Rhonda Righter, Maaike Verloop To cite this version: Urtzi Ayesta, Marko Boon, Balakrishna Prabhu, Rhonda Righter, Maaike Verloop. EUROPEAN CONFERENCE ON QUEUEING THEORY 2016. Jul 2016, Toulouse, France. 72p, 2016. hal- 01368218 HAL Id: hal-01368218 https://hal.archives-ouvertes.fr/hal-01368218 Submitted on 19 Sep 2016 HAL is a multi-disciplinary open access L’archive ouverte pluridisciplinaire HAL, est archive for the deposit and dissemination of sci- destinée au dépôt et à la diffusion de documents entific research documents, whether they are pub- scientifiques de niveau recherche, publiés ou non, lished or not. The documents may come from émanant des établissements d’enseignement et de teaching and research institutions in France or recherche français ou étrangers, des laboratoires abroad, or from public or private research centers. publics ou privés. EUROPEAN CONFERENCE ON QUEUEING THEORY 2016 Toulouse July 18 – 20, 2016 Booklet edited by Urtzi Ayesta LAAS-CNRS, France Marko Boon Eindhoven University of Technology, The Netherlands‘ Balakrishna Prabhu LAAS-CNRS, France Rhonda Righter UC Berkeley, USA Maaike Verloop IRIT-CNRS, France 2 Contents 1 Welcome Address 4 2 Organization 5 3 Sponsors 7 4 Program at a Glance 8 5 Plenaries 11 6 Takács Award 13 7 Social Events 15 8 Sessions 16 9 Abstracts 24 10 Author Index 71 3 1 Welcome Address Dear Participant, It is our pleasure to welcome you to the second edition of the European Conference on Queueing Theory (ECQT) to be held from the 18th to the 20th of July 2016 at the engineering school ENSEEIHT in Toulouse.
    [Show full text]
  • Delay Models in Data Networks
    3 Delay Models in Data Networks 3.1 INTRODUCTION One of the most important perfonnance measures of a data network is the average delay required to deliver a packet from origin to destination. Furthennore, delay considerations strongly influence the choice and perfonnance of network algorithms, such as routing and flow control. For these reasons, it is important to understand the nature and mechanism of delay, and the manner in which it depends on the characteristics of the network. Queueing theory is the primary methodological framework for analyzing network delay. Its use often requires simplifying assumptions since, unfortunately, more real- istic assumptions make meaningful analysis extremely difficult. For this reason, it is sometimes impossible to obtain accurate quantitative delay predictions on the basis of queueing models. Nevertheless, these models often provide a basis for adequate delay approximations, as well as valuable qualitative results and worthwhile insights. In what follows, we will mostly focus on packet delay within the communication subnet (i.e., the network layer). This delay is the sum of delays on each subnet link traversed by the packet. Each link delay in tum consists of four components. 149 150 Delay Models in Data Networks Chap. 3 1. The processinR delay between the time the packet is correctly received at the head node of the link and the time the packet is assigned to an outgoing link queue for transmission. (In some systems, we must add to this delay some additional processing time at the DLC and physical layers.) 2. The queueinR delay between the time the packet is assigned to a queue for trans- mission and the time it starts being transmitted.
    [Show full text]
  • Optimal Surplus Capacity Utilization in Polling Systems Via Fluid Models
    Optimal Surplus Capacity Utilization in Polling Systems via Fluid Models Ayush Rawal, Veeraruna Kavitha and Manu K. Gupta Industrial Engineering and Operations Research, IIT Bombay, Powai, Mumbai - 400076, India E-mail: ayush.rawal, vkavitha, manu.gupta @iitb.ac.in Abstract—We discuss the idea of differential fairness in polling while maintaining the QoS requirements of primary customers. systems. One such example scenario is: primary customers One can model this scenario with polling systems, when it demand certain Quality of Service (QoS) and the idea is to takes non-zero time to switch the services between the two utilize the surplus server capacity to serve a secondary class of customers. We use achievable region approach for this. Towards classes of customers. Another example scenario is that of data this, we consider a two queue polling system and study its and voice users utilizing the same wireless network. In this ‘approximate achievable region’ using a new class of delay case, the network needs to maintain the drop probability of priority kind of schedulers. We obtain this approximate region, the impatient voice customers (who drop calls if not picked-up via a limit polling system with fluid queues. The approximation is within a negligible waiting times) below an acceptable level. accurate in the limit when the arrival rates and the service rates converge towards infinity while maintaining the load factor and Alongside, it also needs to optimize the expected sojourn times the ratio of arrival rates fixed. We show that the set of proposed of the data calls. schedulers and the exhaustive schedulers form a complete class: Polling systems can be categorized on the basis of different every point in the region is achieved by one of those schedulers.
    [Show full text]
  • Applications of Markov Decision Processes in Communication Networks: a Survey
    Applications of Markov Decision Processes in Communication Networks: a Survey Eitan Altman∗ Abstract We present in this Chapter a survey on applications of MDPs to com- munication networks. We survey both the different applications areas in communication networks as well as the theoretical tools that have been developed to model and to solve the resulting control problems. 1 Introduction Various traditional communication networks have long coexisted providing dis- joint specific services: telephony, data networks and cable TV. Their operation has involved decision making that can be modelled within the stochastic control framework. Their decisions include the choice of routes (for example, if a direct route is not available then a decision has to be taken which alternative route can be taken) and call admission control; if a direct route is not available, it might be wise at some situations not to admit a call even if some alternative route exists. In contrast to these traditional networks, dedicated to a single application, today’s networks are designed to integrate heterogeneous traffic types (voice, video, data) into one single network. As a result, new challenging control prob- lems arise, such as congestion and flow control and dynamic bandwidth alloca- tion. Moreover, control problems that had already appeared in traditional net- works reappear here with a higher complexity. For example, calls corresponding to different applications require typically different amount of network resources (e.g., bandwidth) and different performance bounds (delays, loss probabilities, throughputs). Admission control then becomes much more complex than it was in telephony, in which all calls required the same performance characteristics and the same type of resources (same throughput, bounds on loss rates and on delay variation).
    [Show full text]
  • Fair Scheduling in Input-Queued Switches Under Inadmissible Traffic
    Fair Scheduling in Input-Queued Switches under Inadmissible Traffic Neha Kumar, Rong Pan, Devavrat Shah Departments of EE & CS Stanford University {nehak, rong, devavrat}@stanford.edu Abstract—In recent years, several high-throughput low-delay scheduling achieve 100% throughput. These results focus on admissible algorithms have been designed for input-queued (IQ) switches, assuming traffic conditions however, when in practice traffic is frequently admissible traffic. In this paper, we focus on queueing systems that violate admissibility criteria. inadmissible. Herein lies our motivation for this paper, where We show that in a single-server system with multiple queues, the Longest we study scheduling policies for inadmissible traffic conditions Queue First (LQF) policy disallows a fair allocation of service rates 1.We in IQ switches. also describe the duality shared by LQF’s rate allocation and a fair rate allocation. In general, we demonstrate that the rate allocation performed Under admissible traffic, stable scheduling algorithms grant by the Maximum Weight Matching (MWM) scheduling algorithm in over- every flow its desired service, and there does not arise a need loaded IQ switches is unfair. We attribute this to the lack of coordination for fairness in rate allocation 4. Under inadmissible traffic, not between admission control and scheduling, and propose fair scheduling al- all flows can receive desired service. We observe the rate allo- gorithms that minimize delay for non-overloaded queues. Keywords— Congestion Control, Quality of Service and Scheduling, cations performed by LQF and MWM in such a scenario, and Stochastic Processes and Queueing Theory, Switches and Switching, Re- prove that they lack fairness.
    [Show full text]
  • Scheduling Algorithm and Evaluating Performance of a Novel 3D-VOQ Switch
    IJCSNS International Journal of Computer Science and Network Security, VOL.6 No.3A, March 2006 25 Scheduling Algorithm and Evaluating Performance of a Novel 3D-VOQ switch Ding-Jyh Tsaur†, Hsuan-Kuei Cheng††, Chia-Lung Liu††, and Woei Lin †† †Chin Min Institute of Technology, Mioali, 351 Taiwan, R.O.C. ††National Chung-Hsing University, Taichung, 402 Taiwan, R.O.C. Summary IQ switching is head-of-line (HOL) blocking, which can This paper studies scheduling algorithms and evaluates the severely affect the throughput. If each input maintains a performance of high-speed switching systems. A novel single FIFO, then HOL blocking can reduce the architecture for three-dimensional Virtual Output Queue (3D- throughput to only 58.6% [10]. Restated, HOL blocking VOQ) switches is proposed with a suitable scheduling algorithm can be eliminated entirely using a method known as virtual to improve the competitive transfer of service. This 3D-VOQ output queueing in which each input maintains a separate switch, which exactly emulates an output-queued switch with a broad class of service scheduling algorithms, requires no speedup, queue for each output. The throughput of an IQ switch can independently of its incoming traffic pattern and switch size. be increased up to 100% for independent arrivals [9]. First, an N×N 3D-VOQ switch is proposed. In this contention- Input buffered switches with VOQ can achieve 100% free architecture, the head-of-line problems are eliminated using throughput [9,11], thus specifying the relationship of a few virtual output queues (VOQ) from input ports and the proper scheduling with high speed.
    [Show full text]
  • On Scheduling Input Queued Cell Switches
    New Jersey Institute of Technology Digital Commons @ NJIT Dissertations Electronic Theses and Dissertations Spring 5-31-1999 On scheduling input queued cell switches Shizhao Li New Jersey Institute of Technology Follow this and additional works at: https://digitalcommons.njit.edu/dissertations Part of the Electrical and Electronics Commons Recommended Citation Li, Shizhao, "On scheduling input queued cell switches" (1999). Dissertations. 986. https://digitalcommons.njit.edu/dissertations/986 This Dissertation is brought to you for free and open access by the Electronic Theses and Dissertations at Digital Commons @ NJIT. It has been accepted for inclusion in Dissertations by an authorized administrator of Digital Commons @ NJIT. For more information, please contact [email protected]. Copyright Warning & Restrictions The copyright law of the United States (Title 17, United States Code) governs the making of photocopies or other reproductions of copyrighted material. Under certain conditions specified in the law, libraries and archives are authorized to furnish a photocopy or other reproduction. One of these specified conditions is that the photocopy or reproduction is not to be “used for any purpose other than private study, scholarship, or research.” If a, user makes a request for, or later uses, a photocopy or reproduction for purposes in excess of “fair use” that user may be liable for copyright infringement, This institution reserves the right to refuse to accept a copying order if, in its judgment, fulfillment of the order would
    [Show full text]
  • Performance Analysis of Networks on Chips
    Performance analysis of networks on chips Citation for published version (APA): Beekhuizen, P. (2010). Performance analysis of networks on chips. Technische Universiteit Eindhoven. https://doi.org/10.6100/IR657033 DOI: 10.6100/IR657033 Document status and date: Published: 01/01/2010 Document Version: Publisher’s PDF, also known as Version of Record (includes final page, issue and volume numbers) Please check the document version of this publication: • A submitted manuscript is the version of the article upon submission and before peer-review. There can be important differences between the submitted version and the official published version of record. People interested in the research are advised to contact the author for the final version of the publication, or visit the DOI to the publisher's website. • The final author version and the galley proof are versions of the publication after peer review. • The final published version features the final layout of the paper including the volume, issue and page numbers. Link to publication General rights Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights. • Users may download and print one copy of any publication from the public portal for the purpose of private study or research. • You may not further distribute the material or use it for any profit-making activity or commercial gain • You may freely distribute the URL identifying the publication in the public portal.
    [Show full text]