Arch2030: a Vision of Computer Architecture Research Over
Total Page:16
File Type:pdf, Size:1020Kb
Load more
Recommended publications
-
Download The
LEADING THE FUTURE OF TECHNOLOGY 2016 ANNUAL REPORT TABLE OF CONTENTS 1 MESSAGE FROM THE IEEE PRESIDENT AND THE EXECUTIVE DIRECTOR 3 LEADING THE FUTURE OF TECHNOLOGY 5 GROWING GLOBAL AND INDUSTRY PARTNERSHIPS 11 ADVANCING TECHNOLOGY 17 INCREASING AWARENESS 23 AWARDING EXCELLENCE 29 EXPANSION AND OUTREACH 33 ELEVATING ENGAGEMENT 37 MESSAGE FROM THE TREASURER AND REPORT OF INDEPENDENT CERTIFIED PUBLIC ACCOUNTANTS 39 CONSOLIDATED FINANCIAL STATEMENTS Barry L. Shoop 2016 IEEE President and CEO IEEE Xplore® Digital Library to enable personalized importantly, we must be willing to rise again, learn experiences based on second-generation analytics. from our experiences, and advance. As our members drive ever-faster technological revolutions, each of us MESSAGE FROM As IEEE’s membership continues to grow must play a role in guaranteeing that our professional internationally, we have expanded our global presence society remains relevant, that it is as innovative as our THE IEEE PRESIDENT AND and engagement by opening offices in key geographic members are, and that it continues to evolve to meet locations around the world. In 2016, IEEE opened a the challenges of the ever-changing world around us. second office in China, due to growth in the country THE EXECUTIVE DIRECTOR and to better support engineers in Shenzhen, China’s From Big Data and Cloud Computing to Smart Grid, Silicon Valley. We expanded our office in Bangalore, Cybersecurity and our Brain Initiative, IEEE members India, and are preparing for the opening of a new IEEE are working across varied disciplines, pursuing Technology continues to be a transformative power We continue to make great strides in our efforts to office in Vienna, Austria. -
Three-Dimensional Integrated Circuit Design: EDA, Design And
Integrated Circuits and Systems Series Editor Anantha Chandrakasan, Massachusetts Institute of Technology Cambridge, Massachusetts For other titles published in this series, go to http://www.springer.com/series/7236 Yuan Xie · Jason Cong · Sachin Sapatnekar Editors Three-Dimensional Integrated Circuit Design EDA, Design and Microarchitectures 123 Editors Yuan Xie Jason Cong Department of Computer Science and Department of Computer Science Engineering University of California, Los Angeles Pennsylvania State University [email protected] [email protected] Sachin Sapatnekar Department of Electrical and Computer Engineering University of Minnesota [email protected] ISBN 978-1-4419-0783-7 e-ISBN 978-1-4419-0784-4 DOI 10.1007/978-1-4419-0784-4 Springer New York Dordrecht Heidelberg London Library of Congress Control Number: 2009939282 © Springer Science+Business Media, LLC 2010 All rights reserved. This work may not be translated or copied in whole or in part without the written permission of the publisher (Springer Science+Business Media, LLC, 233 Spring Street, New York, NY 10013, USA), except for brief excerpts in connection with reviews or scholarly analysis. Use in connection with any form of information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed is forbidden. The use in this publication of trade names, trademarks, service marks, and similar terms, even if they are not identified as such, is not to be taken as an expression of opinion as to whether or not they are subject to proprietary rights. Printed on acid-free paper Springer is part of Springer Science+Business Media (www.springer.com) Foreword We live in a time of great change. -
Diana Marculescu
DIANA MARCULESCU Carnegie Mellon University Phone: (412) 268-1167 Dept. of ECE, 5000 Forbes Ave E-mail: [email protected] Pittsburgh, PA 15213-3890 URL: http://users.ece.cmu.edu/~dianam David Edward Schramm Professor of Electrical and Computer Engineering Founding Director, Center for Faculty Success, College of Engineering RESEARCH INTERESTS Sustainability- and energy-aware computer system modeling and optimization Energy-aware machine learning; Fast and accurate power modeling, estimation, optimization for multi- core systems; Modeling and optimization for sustainability in computing and renewable energy Reliability- and variability-aware system design Modeling, analysis, and optimization of soft-error rate in large digital circuits; Microarchitecture to system level design variability modeling and mitigation; 3D integration and impact of process variations Discrete modeling and analysis of non-silicon networks Logical models and hardware emulation for efficient nonlinear system analysis; Efficient models for computational biology; Electronic textiles and smart fabrics EDUCATION Ph.D. in Computer Engineering, University of Southern California - August 1998 Dissertation: Information-theoretic and Probabilistic Measures for Power Analysis of Digital Circuits Advisor: Prof. Massoud Pedram M.S. in Computer Science (Eng. Dipl.), Polytechnic Institute of Bucharest, Romania - June 1991 Dissertation: Fault-tolerant Database System Design Advisor: Prof. Irina Athanasiu PROFESSIONAL EXPERIENCE David Edward Schramm Professor, Dept. of ECE, Carnegie Mellon University, Oct. 2016 – Present Founding Director, Center for Faculty Success, College of Engineering, Carnegie Mellon University, Nov. 2014 – present Founded and led the only CMU center focused on faculty development and support. Developed and ran programs for faculty recruiting, mentoring, development, and diversity/inclusion awareness for over 600 faculty, staff, and students at CMU and other institutions. -
Declustering Spatial Databases on a Multi-Computer Architecture
Declustering spatial databases on a multi-computer architecture 1 2 ? 3 Nikos Koudas and Christos Faloutsos and Ibrahim Kamel 1 Computer Systems Research Institute University of Toronto 2 AT&T Bell Lab oratories Murray Hill, NJ 3 Matsushita Information Technology Lab oratory Abstract. We present a technique to decluster a spatial access metho d + on a shared-nothing multi-computer architecture [DGS 90]. We prop ose a software architecture with the R-tree as the underlying spatial access metho d, with its non-leaf levels on the `master-server' and its leaf no des distributed across the servers. The ma jor contribution of our work is the study of the optimal capacity of leaf no des, or `chunk size' (or `striping unit'): we express the resp onse time on range queries as a function of the `chunk size', and we show how to optimize it. We implemented our metho d on a network of workstations, using a real dataset, and we compared the exp erimental and the theoretical results. The conclusion is that our formula for the resp onse time is very accurate (the maximum relative error was 29%; the typical error was in the vicinity of 10-15%). We illustrate one of the p ossible ways to exploit such an accurate formula, by examining several `what-if ' scenarios. One ma jor, practical conclusion is that a chunk size of 1 page gives either optimal or close to optimal results, for a wide range of the parameters. Keywords: Parallel data bases, spatial access metho ds, shared nothing ar- chitecture. 1 Intro duction One of the requirements for the database management systems (DBMSs) of the future is the ability to handle spatial data. -
Chap01: Computer Abstractions and Technology
CHAPTER 1 Computer Abstractions and Technology 1.1 Introduction 3 1.2 Eight Great Ideas in Computer Architecture 11 1.3 Below Your Program 13 1.4 Under the Covers 16 1.5 Technologies for Building Processors and Memory 24 1.6 Performance 28 1.7 The Power Wall 40 1.8 The Sea Change: The Switch from Uniprocessors to Multiprocessors 43 1.9 Real Stuff: Benchmarking the Intel Core i7 46 1.10 Fallacies and Pitfalls 49 1.11 Concluding Remarks 52 1.12 Historical Perspective and Further Reading 54 1.13 Exercises 54 CMPS290 Class Notes (Chap01) Page 1 / 24 by Kuo-pao Yang 1.1 Introduction 3 Modern computer technology requires professionals of every computing specialty to understand both hardware and software. Classes of Computing Applications and Their Characteristics Personal computers o A computer designed for use by an individual, usually incorporating a graphics display, a keyboard, and a mouse. o Personal computers emphasize delivery of good performance to single users at low cost and usually execute third-party software. o This class of computing drove the evolution of many computing technologies, which is only about 35 years old! Server computers o A computer used for running larger programs for multiple users, often simultaneously, and typically accessed only via a network. o Servers are built from the same basic technology as desktop computers, but provide for greater computing, storage, and input/output capacity. Supercomputers o A class of computers with the highest performance and cost o Supercomputers consist of tens of thousands of processors and many terabytes of memory, and cost tens to hundreds of millions of dollars. -
Da Li July 2016
FACILITATING EMERGING APPLICATIONS ON MANY-CORE PROCESSORS ________________________________________________ A Dissertation Presented to the Faculty of the Graduate School at the University of Missouri-Columbia ___________________________________________________ In Partial Fulfillment of the Requirements for the Degree Doctor of Philosophy ______________________________________________ by DA LI Dr. Michela Becchi, Supervisor JULY 2016 The undersigned, appointed by the dean of the Graduate School, have examined the dissertation entitled FACILITATING EMERGING APPLICATIONS ON MANY-CORE PROCESSORS presented by Da Li, a candidate for the degree of doctor of philosophy and hereby certify that, in their opinion, it is worthy of acceptance. Dr. Michela Becchi Dr. Tony Han Dr. Zhihai He Dr. William Harrison Dr. Jason Xu ACKNOWLEDGEMENTS First and foremost, I would like to deeply thank my adviser, Dr. Michela Becchi, for her valuable guidance and advice and for her vast reserve of patience and knowledge. I am fortunate and grateful to have worked with her during my studies. I also appreciate her generosity and flexibility in offering me opportunities to interact with other scientists and explore various projects through internships from industries. I would like also to express my sincere gratitude to Dr. Tony Han, Dr. Zhihai He, Dr. William Harrison and Dr. Jason Xu for their teaching, mentoring and assistance. I want to thank Dr. Ziliang Zong and Xinbo from Texas State University for their expertise, feedback and overall support. I would like to thank all the current and previous members of the Networking and Parallel System laboratory, especially Kittisak, Huan, Ruidong and Henry who helped me with my research. Finally, I would like to acknowledge my family and friends for their encouragement and devotion. -
Sensible Machine
Rebooting Computing Summit 4 : Sensible Machine R. Stanley Williams Senior Fellow Hewlett Packard Labs December 10, 2015 US National Grand Challenge in Future Computing: Sensible Machine • US BRAIN Initiative - April 22, 2013 • OSTP RFI: “Nanotechnology-Inspired Grand Challenges for the Next Decade” – June 17 • Submitted a response to RFI entitled “Sensible Machines” – June 24 • Presidential Executive Order: National Strategic Computing Initiative – July 29 • OSTP shortlisted ‘Sensible Machines’, asked to ‘develop a program’ – July 30 • Worked with IEEE Rebooting Computing and ITRS – Big thank you to Erik DeBenedictis, Tom Conte, Dave Mountain and many others! • Review of the Chinese Brain-Inspired Computing Research Program – Oct 15 • Tom Kalil announces Future Computing Grand Challenge at NSCI workshop – Oct. 20 The “Sensible Machine” response to OSTP RFI “The central thesis of this white paper is that although our present understanding of brains is limited, we know enough now to design and build circuits that can accelerate certain computational tasks; and as we learn more about how brains communicate and process information, we will be able to harness that understanding to create a new exponential growth path for computing technology.” Our challenge as a community is now to continuously perform more computation per unit energy rather than manufacture more transistors per unit area. URLs for further information • White House announcement of Future Computing Grand Challenge: https://www.whitehouse.gov/blog/2015/10/15/nanotechnology-inspired-grand-challenge-future-computing -
Computer Architecture Techniques for Power-Efficiency
MOCL005-FM MOCL005-FM.cls June 27, 2008 8:35 COMPUTER ARCHITECTURE TECHNIQUES FOR POWER-EFFICIENCY i MOCL005-FM MOCL005-FM.cls June 27, 2008 8:35 ii MOCL005-FM MOCL005-FM.cls June 27, 2008 8:35 iii Synthesis Lectures on Computer Architecture Editor Mark D. Hill, University of Wisconsin, Madison Synthesis Lectures on Computer Architecture publishes 50 to 150 page publications on topics pertaining to the science and art of designing, analyzing, selecting and interconnecting hardware components to create computers that meet functional, performance and cost goals. Computer Architecture Techniques for Power-Efficiency Stefanos Kaxiras and Margaret Martonosi 2008 Chip Mutiprocessor Architecture: Techniques to Improve Throughput and Latency Kunle Olukotun, Lance Hammond, James Laudon 2007 Transactional Memory James R. Larus, Ravi Rajwar 2007 Quantum Computing for Computer Architects Tzvetan S. Metodi, Frederic T. Chong 2006 MOCL005-FM MOCL005-FM.cls June 27, 2008 8:35 Copyright © 2008 by Morgan & Claypool All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means—electronic, mechanical, photocopy, recording, or any other except for brief quotations in printed reviews, without the prior permission of the publisher. Computer Architecture Techniques for Power-Efficiency Stefanos Kaxiras and Margaret Martonosi www.morganclaypool.com ISBN: 9781598292084 paper ISBN: 9781598292091 ebook DOI: 10.2200/S00119ED1V01Y200805CAC004 A Publication in the Morgan & Claypool Publishers -
COSC 6385 Computer Architecture - Multi-Processors (IV) Simultaneous Multi-Threading and Multi-Core Processors Edgar Gabriel Spring 2011
COSC 6385 Computer Architecture - Multi-Processors (IV) Simultaneous multi-threading and multi-core processors Edgar Gabriel Spring 2011 Edgar Gabriel Moore’s Law • Long-term trend on the number of transistor per integrated circuit • Number of transistors double every ~18 month Source: http://en.wikipedia.org/wki/Images:Moores_law.svg COSC 6385 – Computer Architecture Edgar Gabriel 1 What do we do with that many transistors? • Optimizing the execution of a single instruction stream through – Pipelining • Overlap the execution of multiple instructions • Example: all RISC architectures; Intel x86 underneath the hood – Out-of-order execution: • Allow instructions to overtake each other in accordance with code dependencies (RAW, WAW, WAR) • Example: all commercial processors (Intel, AMD, IBM, SUN) – Branch prediction and speculative execution: • Reduce the number of stall cycles due to unresolved branches • Example: (nearly) all commercial processors COSC 6385 – Computer Architecture Edgar Gabriel What do we do with that many transistors? (II) – Multi-issue processors: • Allow multiple instructions to start execution per clock cycle • Superscalar (Intel x86, AMD, …) vs. VLIW architectures – VLIW/EPIC architectures: • Allow compilers to indicate independent instructions per issue packet • Example: Intel Itanium series – Vector units: • Allow for the efficient expression and execution of vector operations • Example: SSE, SSE2, SSE3, SSE4 instructions COSC 6385 – Computer Architecture Edgar Gabriel 2 Limitations of optimizing a single instruction -
IEEE Future Directions Newsletter
ISSUE 22 | December 2019 In this Issue: IEEE Technology Roadmaps Grow IEEE Future Directions at IEEE GLOBECOM 2019 IEEE Future Directions Technical Communities Technology Policy and Ethics Current Activities in our Technical Communities IEEE Future Directions Events IEEE Technology Roadmaps Grow Interest in technology roadmaps is growing. A number of IEEE organizational units are participating in the development of new technology roadmaps or continuing the work of established roadmaps. The start of some recent IEEE roadmap activity began as an effort to continue the work of the International Technology Roadmap for Semiconductors 2.0 (ITRS). The Heterogeneous Integration Roadmap (HIR), sponsored by IEEE Electronics Packaging Society (EPS), SEMI, IEEE Electron Devices Society (EDS), IEEE Photonics Society, and the ASME Electronic & Photonic Packaging Division (EPPD), published the first chapters of its 2019 edition in October, with additional chapters being released on a rolling basis. Another recently published technology roadmap, the International Technology Roadmap on Wide Bandgap Semiconductors (ITRW), has made the first edition of its roadmap free to members of the sponsoring society, IEEE Power Electronics Society (PELS). A third technology roadmap, which began in the IEEE Standards Association Industry Connections program and has found a home in the IEEE Rebooting Computing Initiative, IEEE International Roadmap for Devices and Systems™ (IRDS), published its second edition this year. In order to support IEEE’s technology roadmap activities, the IEEE Roadmaps Strategy and Governance (IRSG) Ad Hoc Committee was formed in May 2018. The committee, led by Chair Rakesh Kumar, consists of a steering committee and a user group. The user group serves as a forum for communication between the representatives of various published and developing IEEE roadmaps, as well as a resource for capturing best practices and guidelines. -
Adéquation Algorithme Architecture : Aspects Logiciels, Matériels Et Cognitifs Dominique Ginhac
Adéquation Algorithme architecture : Aspects logiciels, matériels et cognitifs Dominique Ginhac To cite this version: Dominique Ginhac. Adéquation Algorithme architecture : Aspects logiciels, matériels et cognitifs. Traitement du signal et de l’image [eess.SP]. Université de Bourgogne, 2008. tel-00646480 HAL Id: tel-00646480 https://tel.archives-ouvertes.fr/tel-00646480 Submitted on 30 Nov 2011 HAL is a multi-disciplinary open access L’archive ouverte pluridisciplinaire HAL, est archive for the deposit and dissemination of sci- destinée au dépôt et à la diffusion de documents entific research documents, whether they are pub- scientifiques de niveau recherche, publiés ou non, lished or not. The documents may come from émanant des établissements d’enseignement et de teaching and research institutions in France or recherche français ou étrangers, des laboratoires abroad, or from public or private research centers. publics ou privés. Habilitation à Diriger des Recherches LE2I UMR CNRS 5158 Université de Bourgogne ADÉQUATION ALGORITHME ARCHITECTURE ASPECTS LOGICIELS, MATÉRIELS ET COGNITIFS présentée par DOMINIQUE GINHAC Composition du Jury Pr. PIERRE MAGNAN - Institut Supérieur de l'Aéronautique et de l'Espace - Rapporteur Pr. ALAIN MÉRIGOT - Université Paris Sud - Rapporteur Pr. MICHEL ROBERT - Université Montpellier II - Rapporteur DR AXEL CLEEREMANS - Université Libre de Bruxelles - Examinateur Pr PATRICK MARQUIE - Université de Bourgogne - Examinateur Pr MICHEL PAINDAVOINE - Université de Bourgogne - Directeur de l’HDR Remerciements Sommaire -
A Hybrid-Parallel Architecture for Applications in Bioinformatics
A Hybrid-parallel Architecture for Applications in Bioinformatics M.Sc. Jan Christian Kässens Dissertation zur Erlangung des akademischen Grades Doktor der Ingenieurwissenschaften (Dr.-Ing.) der Technischen Fakultät der Christian-Albrechts-Universität zu Kiel eingereicht im Jahr 2017 Kiel Computer Science Series (KCSS) 2017/4 dated 2017-11-08 URN:NBN urn:nbn:de:gbv:8:1-zs-00000335-a3 ISSN 2193-6781 (print version) ISSN 2194-6639 (electronic version) Electronic version, updates, errata available via https://www.informatik.uni-kiel.de/kcss The author can be contacted via [email protected] Published by the Department of Computer Science, Kiel University Computer Engineering Group Please cite as: Ź Jan Christian Kässens. A Hybrid-parallel Architecture for Applications in Bioinformatics Num- ber 2017/4 in Kiel Computer Science Series. Department of Computer Science, 2017. Dissertation, Faculty of Engineering, Kiel University. @book{Kaessens17, author = {Jan Christian K\"assens}, title = {A Hybrid-parallel Architecture for Applications in Bioinformatics}, publisher = {Department of Computer Science, CAU Kiel}, year = {2017}, number = {2017/4}, doi = {10.21941/kcss/2017/4}, series = {Kiel Computer Science Series}, note = {Dissertation, Faculty of Engineering, Kiel University.} } © 2017 by Jan Christian Kässens ii About this Series The Kiel Computer Science Series (KCSS) covers dissertations, habilitation theses, lecture notes, textbooks, surveys, collections, handbooks, etc. written at the Department of Computer Science at Kiel University. It was initiated in 2011 to support authors in the dissemination of their work in electronic and printed form, without restricting their rights to their work. The series provides a unified appearance and aims at high-quality typography. The KCSS is an open access series; all series titles are electronically available free of charge at the department’s website.