DOCSLIB.ORG

A Technical Introduction to PCI-Based RS/6000 Servers

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text

Load more

International Technical Support Organization SG24-4690-00 A Technical Introduction to PCI-Based RS/6000 Servers April 1996 IBML International Technical Support Organization SG24-4690-00 A Technical Introduction to PCI-Based RS/6000 Servers April 1996 Take Note! Before using this information and the product it supports, be sure to read the general information under “Special Notices” on page xv. First Edition (April 1996) This edition applies to the PCI-based RS/6000 servers, Model E20 and Model F30, for use with the AIX Version 4.1.4 Operating System. Order publications through your IBM representative or the IBM branch office serving your locality. Publications are not stocked at the address given below. An ITSO Technical Bulletin Evaluation Form for reader′s feedback appears facing Chapter 1. If the form has been removed, comments may be addressed to: IBM Corporation, International Technical Support Organization Dept. JN9B Building 045 Internal Zip 2834 11400 Burnet Road Austin, Texas 78758-3493 When you send information to IBM, you grant IBM a non-exclusive right to use or distribute the information in any way it believes appropriate without incurring any obligation to you. Copyright International Business Machines Corporation 1996. All rights reserved. Note to U.S. Government Users — Documentation related to restricted rights — Use, duplication or disclosure is subject to restrictions set forth in GSA ADP Schedule Contract with IBM Corp. Abstract After the successful introduction of the PCI-based RS/6000 workstations (40P/43P), the RISC System/6000 family of products has been expanded to include a new line of workgroup servers based on the PowerPC microprocessor, the Peripheral Component Interconnect (PCI) and the PowerPC Reference Platform Specification (PReP). These servers, which offer large memory and internal disk capacities, PC I/O compatibility and flexible configurations, use “industry standard” components and subsystems. The configuration flexibility and the enhanced Reliability, Availability and Serviceability (RAS) features provided with the PCI-based RS/6000 servers constitute the substantial difference when these servers are compared to the previously announced PCI-based RS/6000 workstations. To support these new systems, new adapters and devices had to be provided, and the AIX Version 4.1 operating system had to be enhanced dramatically. All these enhancements present new environments and new configuration tasks to system engineers, system administrators and customer engineers. This book is intended to describe this new environment and to assist the support personnel in accomplishing these new tasks. (194 pages) Copyright IBM Corp. 1996 iii iv Introduction to PCI-Based RS/6000 Servers Contents Abstract . iii Special Notices . xv Preface . xvii How This Document is Organized ......................... xvii Related Publications . xviii International Technical Support Organization Publications .......... xviii How Customers Can Get Redbooks and Other ITSO Deliverables ...... xix How IBM Employees Can Get Redbooks and ITSO Deliverables ........ xx Acknowledgments . xxi Chapter 1. Introduction . 1 1.1 Rationale for the PowerPC Reference Platform Specification ........ 2 1.2 Introducing the PowerPC Reference Platform Specification ......... 4 1.3 The PowerPC Microprocessor Common Hardware Reference Platform (CHRP) . 6 1.3.1 PowerPC Platform - Introduction and History ............... 6 1.3.2 The PowerPC Platform Document ..................... 6 1.3.3 PowerPC Platform Goals ........................... 7 1.3.4 CHRP Certification . 8 Chapter 2. PCI-Based RS/6000 Server Hardware ................. 11 2.1 The Hardware Design ............................... 11 2.1.1 The PCI Bus Architecture .......................... 12 2.1.2 The ISA BUS Architecture .......................... 14 2.2 The Hardware Main Components ........................ 15 2.2.1 The Processor Subsystem .......................... 15 2.2.2 The L2 Cache ................................. 16 2.2.3 The Memory Controller and PCI Bridge .................. 17 2.2.4 The System Memory ............................. 17 2.2.5 The Primary PCI Bus ............................. 17 2.2.6 The Secondary PCI Bus ........................... 18 2.2.7 The EISA Bus ................................. 18 2.2.8 The X-Bus . 18 2.3 Electronics Partitioning . 19 2.4 RS/6000 Model E20 Product Description .................... 20 2.4.1 Standard Features . 21 2.4.2 Supported Optional Features ........................ 23 2.4.3 RS/6000 Model E20 Limitations ....................... 30 2.5 RS/6000 Model F30 Product Description .................... 31 2.5.1 Standard Features . 32 2.5.2 Supported Optional Features ........................ 34 2.5.3 RS/6000 Model F30 Limitations ....................... 38 2.6 Hardware Requirements . 38 2.7 Performance Positioning . 38 2.7.1 SPEC95 Software Benchmark ........................ 40 Chapter 3. Hot-Swap Subsystem . 41 3.1 Components . 41 3.1.1 Backplanes . 42 Copyright IBM Corp. 1996 v 3.1.2 Hot-Swap Bays and Banks .......................... 43 3.2 Installation . 44 3.2.1 Accessing the Hot-Swap Banks ....................... 44 3.2.2 Installing Drives in Bank C ......................... 45 3.2.3 Installing Drives in Bank D ......................... 45 3.2.4 Installing Drives in Bank E .......................... 46 3.2.5 Disk Carriers . 46 3.3 Using the Hot-Swap Subsystem ......................... 46 3.3.1 Adding a New Drive to a Live System ................... 47 3.3.2 Removing a Drive from a Live System .................. 47 3.3.3 Replacing a Previously Defined Drive ................... 48 3.3.4 Mirroring . 50 Chapter 4. Boot Support and Firmware ....................... 53 4.1 Boot Record . 54 4.2 Boot Components Specifically for AIX 4 on PCI-Based RS/6000 Systems 55 4.2.1 Firmware . 56 4.2.2 Software ROS for AIX ............................. 56 4.2.3 Non-Volatile RAM (NVRAM) ......................... 57 4.3 Boot Image . 58 4.3.1 Platform-Specific Components . 59 4.3.2 Structure of the AIX Boot image on PCI-Based RS/6000 Systems .. 61 4.3.3 Boot Image Creation on PCI-Based RS/6000 Systems ......... 62 4.4 Understanding the Firmware ........................... 63 4.4.1 Firmware Boot Sequence .......................... 64 4.4.2 Firmware Passwords . 66 4.4.3 Firmware Flash Update ............................ 67 4.4.4 Firmware Recovery . 68 4.4.5 Power-On Self Test (POST) ......................... 68 4.5 LCD Panel . 70 4.6 System Management Service (SMS) ...................... 71 4.6.1 SMS Graphical Main Menu ......................... 71 4.6.2 SMS ASCII Main Menu ............................ 71 4.6.3 Start-Up Menu . 72 4.6.4 Test Menu . 72 4.6.5 Tools Menu . 72 Chapter 5. AIX Version 4.1.4 Support ........................ 75 5.1 Electronic Key-Switch Function .......................... 75 5.1.1 Boot-Device Order List ............................ 75 5.1.2 Function Keys - Key-Switches at Boot Time ............... 77 5.1.3 bootlist Command . 78 5.2 Entering Debug Mode ............................... 78 5.3 System Dump Support ............................... 79 5.3.1 Defining a Directory for the System Dump ................ 79 5.3.2 Creating a Logical Volume for the System Dump ............ 80 5.3.3 Initiating a System Dump .......................... 80 5.3.4 Dump LCD Support .............................. 82 5.4 Managing System Backups ............................ 82 5.4.1 The bootinfo Command ........................... 83 5.4.2 Creating a System Backup ......................... 83 5.4.3 Testing Your System Backup ........................ 85 5.4.4 Restoring Your System Backup ....................... 86 5.4.5 Creating System Backups on Microchannel-Based RS/6000 Systems 87 5.4.6 Cloning . 88 vi Introduction to PCI-Based RS/6000 Servers 5.5 Configuration Information . 90 5.6 Graphics Support . 92 5.6.1 Installing the S15 Graphics Adapter .................... 93 5.6.2 Resolution . 93 5.6.3 Configuring the Adapter ........................... 94 5.6.4 Multiple Adapter Support .......................... 95 5.6.5 Accessing the Second Display ....................... 97 5.6.6 Support for Other Adapters ......................... 98 Chapter 6. Adapter and Device Configuration on PCI-Based RS/6000 Servers 99 6.1 Device Types . 99 6.1.1 Device Configuration Database ...................... 100 6.1.2 Device Location Codes ........................... 101 6.2 PCI Adapter Configuration ........................... 102 6.2.1 Configuring Non-Graphic PCI Adapters ................. 103 6.2.2 Configuring SCSI Devices ......................... 103 6.3 ISA Adapter Configuration ........................... 104 6.3.1 Recording Settings of ISA Adapters Already Configured ....... 104 6.3.2 Selecting ISA Adapter Hardware Parameters ............. 106 6.3.3 Installing Device Drivers .......................... 106 6.3.4 Defining ISA Adapters at AIX Level ................... 106 6.3.5 Setting the Adapter DIP Switches .................... 107 6.3.6 Making ISA Adapters Available ...................... 108 6.4 8-Port EIA-232 Asynchronous ISA Adapter (FC 2931) ............ 108 6.4.1 DIP-Switch Setting .............................. 108 6.4.2 Configuring the Adapter .......................... 109 6.5 128-Port EIA-232 Asynchronous ISA Adapter (FC 2933) .......... 111 6.5.1 DIP-Switch Setting .............................. 112 6.5.2 Configuring the Adapter .......................... 112 6.6 4-Port Multi-Protocol ISA Adapter (FC 2701) ................. 115 6.6.1 Cable Selections for 4-Port Multiprotocol
Recommended publications
  • Professor Won Woo Ro, School of Electrical and Electronic Engineering Yonsei University the Intel® 4004 Microprocessor, Introdu

    Professor Won Woo Ro, School of Electrical and Electronic Engineering Yonsei University the Intel® 4004 Microprocessor, Introdu

    Professor Won Woo Ro, School of Electrical and Electronic Engineering Yonsei University The 1st Microprocessor The Intel® 4004 microprocessor, introduced in November 1971 An electronics revolution that changed our world. There were no customer‐ programmable microprocessors on the market before the 4004. It propelled software into the limelight as a key player in the world of digital electronics design. 4004 Microprocessor Display at New Intel Museum A Japanese calculator maker (Busicom) asked to design: A set of 12 custom logic chips for a line of programmable calculators. Marcian E. "Ted" Hoff Recognized the integrated circuit technology (of the day) had advanced enough to build a single chip, general purpose computer. Federico Faggin to turn Hoff's vision into a silicon reality. (In less than one year, Faggin and his team delivered the 4004, which was introduced in November, 1971.) The world's first microprocessor application was this Busicom calculator. (sold about 100,000 calculators.) Measuring 1/8 inch wide by 1/6 inch long, consisting of 2,300 transistors, Intel’s 4004 microprocessor had as much computing power as the first electronic computer, ENIAC. 2 inch 4004 and 12 inch Core™2 Duo wafer ENIAC, built in 1946, filled 3000‐cubic‐ feet of space and contained 18,000 vacuum tubes. The 4004 microprocessor could execute 60,000 operations per second Running frequency: 108 KHz Founders wanted to name their new company Moore Noyce. However the name sounds very much similar to “more noise”. "Only the paranoid survive". Moore received a B.S. degree in Chemistry from the University of California, Berkeley in 1950 and a Ph.D.
  • IBM Powerpc 970 (A.K.A. G5)

    IBM Powerpc 970 (A.K.A. G5)

    IBM PowerPC 970 (a.k.a. G5) Ref 1 David Benham and Yu-Chung Chen UIC – Department of Computer Science CS 466 PPC 970FX overview ● 64-bit RISC ● 58 million transistors ● 512 KB of L2 cache and 96KB of L1 cache ● 90um process with a die size of 65 sq. mm ● Native 32 bit compatibility ● Maximum clock speed of 2.7 Ghz ● SIMD instruction set (Altivec) ● 42 watts @ 1.8 Ghz (1.3 volts) ● Peak data bandwidth of 6.4 GB per second A picture is worth a 2^10 words (approx.) Ref 2 A little history ● PowerPC processor line is a product of the AIM alliance formed in 1991. (Apple, IBM, and Motorola) ● PPC 601 (G1) - 1993 ● PPC 603 (G2) - 1995 ● PPC 750 (G3) - 1997 ● PPC 7400 (G4) - 1999 ● PPC 970 (G5) - 2002 ● AIM alliance dissolved in 2005 Processor Ref 3 Ref 3 Core details ● 16(int)-25(vector) stage pipeline ● Large number of 'in flight' instructions (various stages of execution) - theoretical limit of 215 instructions ● 512 KB L2 cache ● 96 KB L1 cache – 64 KB I-Cache – 32 KB D-Cache Core details continued ● 10 execution units – 2 load/store operations – 2 fixed-point register-register operations – 2 floating-point operations – 1 branch operation – 1 condition register operation – 1 vector permute operation – 1 vector ALU operation ● 32 64 bit general purpose registers, 32 64 bit floating point registers, 32 128 vector registers Pipeline Ref 4 Benchmarks ● SPEC2000 ● BLAST – Bioinformatics ● Amber / jac - Structure biology ● CFD lab code SPEC CPU2000 ● IBM eServer BladeCenter JS20 ● PPC 970 2.2Ghz ● SPECint2000 ● Base: 986 Peak: 1040 ● SPECfp2000 ● Base: 1178 Peak: 1241 ● Dell PowerEdge 1750 Xeon 3.06Ghz ● SPECint2000 ● Base: 1031 Peak: 1067 Apple’s SPEC Results*2 ● SPECfp2000 ● Base: 1030 Peak: 1044 BLAST Ref.
  • Computer Architectures an Overview

    Computer Architectures an Overview

    Computer Architectures An Overview PDF generated using the open source mwlib toolkit. See http://code.pediapress.com/ for more information. PDF generated at: Sat, 25 Feb 2012 22:35:32 UTC Contents Articles Microarchitecture 1 x86 7 PowerPC 23 IBM POWER 33 MIPS architecture 39 SPARC 57 ARM architecture 65 DEC Alpha 80 AlphaStation 92 AlphaServer 95 Very long instruction word 103 Instruction-level parallelism 107 Explicitly parallel instruction computing 108 References Article Sources and Contributors 111 Image Sources, Licenses and Contributors 113 Article Licenses License 114 Microarchitecture 1 Microarchitecture In computer engineering, microarchitecture (sometimes abbreviated to µarch or uarch), also called computer organization, is the way a given instruction set architecture (ISA) is implemented on a processor. A given ISA may be implemented with different microarchitectures.[1] Implementations might vary due to different goals of a given design or due to shifts in technology.[2] Computer architecture is the combination of microarchitecture and instruction set design. Relation to instruction set architecture The ISA is roughly the same as the programming model of a processor as seen by an assembly language programmer or compiler writer. The ISA includes the execution model, processor registers, address and data formats among other things. The Intel Core microarchitecture microarchitecture includes the constituent parts of the processor and how these interconnect and interoperate to implement the ISA. The microarchitecture of a machine is usually represented as (more or less detailed) diagrams that describe the interconnections of the various microarchitectural elements of the machine, which may be everything from single gates and registers, to complete arithmetic logic units (ALU)s and even larger elements.
  • Jon Stokes Jon

    Jon Stokes Jon

    Inside the Machine the Inside A Look Inside the Silicon Heart of Modern Computing Architecture Computer and Microprocessors to Introduction Illustrated An Computers perform countless tasks ranging from the business critical to the recreational, but regardless of how differently they may look and behave, they’re all amazingly similar in basic function. Once you understand how the microprocessor—or central processing unit (CPU)— Includes discussion of: works, you’ll have a firm grasp of the fundamental concepts at the heart of all modern computing. • Parts of the computer and microprocessor • Programming fundamentals (arithmetic Inside the Machine, from the co-founder of the highly instructions, memory accesses, control respected Ars Technica website, explains how flow instructions, and data types) microprocessors operate—what they do and how • Intermediate and advanced microprocessor they do it. The book uses analogies, full-color concepts (branch prediction and speculative diagrams, and clear language to convey the ideas execution) that form the basis of modern computing. After • Intermediate and advanced computing discussing computers in the abstract, the book concepts (instruction set architectures, examines specific microprocessors from Intel, RISC and CISC, the memory hierarchy, and IBM, and Motorola, from the original models up encoding and decoding machine language through today’s leading processors. It contains the instructions) most comprehensive and up-to-date information • 64-bit computing vs. 32-bit computing available (online or in print) on Intel’s latest • Caching and performance processors: the Pentium M, Core, and Core 2 Duo. Inside the Machine also explains technology terms Inside the Machine is perfect for students of and concepts that readers often hear but may not science and engineering, IT and business fully understand, such as “pipelining,” “L1 cache,” professionals, and the growing community “main memory,” “superscalar processing,” and of hardware tinkerers who like to dig into the “out-of-order execution.” guts of their machines.
  • Professor Won Woo Ro, School of Electrical and Electronic Engineering Yonsei University the Intel® 4004 Microprocessor, I T

    Professor Won Woo Ro, School of Electrical and Electronic Engineering Yonsei University the Intel® 4004 Microprocessor, I T

    Professor Won Woo Ro, School of Electrical and Electronic Engineering Yonsei University The 1st Microprocessor The Intel® 4004 microprocessor, itintro duce d in NbNovember 1971 An electronics revolution that changed our world. There were no customer‐ programmable microprocessors on the market before the 4004. It propelled software into the limelight as a key ppylayer in the world of digital electronics design. 4004 Microprocessor Display at New Intel Museum A Japanese calculator maker (Busicom) asked to design: A set of 12 custom logic chips for a line of programmable calculators. Marcian E. "Ted" Hoff Recognized the integrated circuit technology (of the day) had advanced enough to build a single chip, general purpose computer. Federico Faggin to turn Hoff's vision into a silicon reality. (In less than one year, Faggin and his team delivered the 4004, which was introduced in November, 1971.) The world's first microprocessor application was this Busicom calculator. (sold about 100, 000 calculators.) Measuring 1/8 inch wide by 1/6 inch long, consisting of 2, 300 transistors, Intel’s 4004 microprocessor had as much computing power as the first electronic computer, ENIAC. 2 inch 4004 and 12 inch Core™2 Duo wafer ENIAC, built in 1946, filled 3000‐cubic‐ feet of space and contained 18,000 vacuum tubes. The 4004 microprocessor could execute 60,000 operations per second Running frequency: 108 KHz Founders wanted to name their new comppyany Moore Noyce. However the name sounds very much similar to “more noise”. "Only the paranoid survive". Moore received a B.S. degree in Chemistry from the University of California, Berkeley in 1950 and a Ph.D.
  • Freescale‟S Multicore Technologies Alex Peck Field Applications Engineering

    Freescale‟S Multicore Technologies Alex Peck Field Applications Engineering

    November, 2010 Multicore and More Freescale‟s Multicore Technologies Alex Peck Field Applications Engineering TM Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, mobileGT, PowerQUICC, StarCore, and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. BeeKit, BeeStack, CoreNet, the Energy Efficient Solutions logo, Flexis, MXC, Platform in a Package, Processor Expert, QorIQ, QUICC Engine, SMARTMOS, TurboLink and VortiQa are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2010 Freescale Semiconductor, Inc. Agenda ► Power Architecture Multicore Roadmap ► E5500 64-bit core Architecture ►Data Path Acceleration Architecture ► Starcore DSP Roadmap ►Software and Tools ► Green Hills Presentation ► Don‟t Miss Jeff Logan‟s Migration to QorIQ session! Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, mobileGT, PowerQUICC, StarCore, and Symphony are trademarks of Freescale Semiconductor, Inc., TM Reg. U.S. Pat. & Tm. Off. BeeKit, BeeStack, CoreNet, the Energy Efficient Solutions logo, Flexis, MXC, Platform in a Package, Processor Expert, QorIQ, QUICC Engine, SMARTMOS, TurboLink and VortiQa are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2010 Freescale Semiconductor, Inc. 2 Power Architecture® and Communications Processor Roadmap TM Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, mobileGT, PowerQUICC, StarCore, and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. BeeKit, BeeStack, CoreNet, the Energy Efficient Solutions logo, Flexis, MXC, Platform in a Package, Processor Expert, QorIQ, QUICC Engine, SMARTMOS, TurboLink and VortiQa are trademarks of Freescale Semiconductor, Inc.
  • Apple Computer's Financial Performance

    Apple Computer's Financial Performance

    Apple Computer’s Financial Performance Abstract Since its formation in 1976 Apple Computer has been a pioneer in the PC market. Despite its brilliance in design, and the quality of the user experience from its computers, Apple was increasingly challenged by the rise of IBM-compatible machines and the Windows operating system. Following profound crisis in the 1990s, the firm had a renaissance under the leadership of its previously exiled founder, Steve Jobs. Eventually, the runaway success of the iPod and iTunes music products restored the firm’s profitability. This case provides a longitudinal review of Apple’s financial performance. By looking at the financial performance of Apple over a long period, the case shows how a firm’s strategy, its business model and its competitive environment drive its financial performance. The case contains a history of Apple from its creation in 1976 and a detailed financial ratio analysis and cash flow analysis from 1984 to 2007. Over most of its life, Apple’s profitability, and in the nineties, its survival, depended on tight balance sheet management. Apple struggled throughout to achieve the revenues needed to leverage its cost base. This breakthrough eluded John Sculley in the early eighties, but is what the music products finally delivered after 2005. This case was prepared by Professor Chris Higson with assistance from Tom Albrighton. This case updates and extends the earlier cases, Apple (2000, 2006). The case study was prepared in 2008 from publicly available information as a basis for class discussion rather than to illustrate either the effective or ineffective handling of an administrative situation.
  • Oct. 2Nd the First Public Demonstration Story, He Wrote a Program That of the System, and Stooky, Made an IBM Tape Drive Stop So Occurred on [Jan 26] 1926

    Oct. 2Nd the First Public Demonstration Story, He Wrote a Program That of the System, and Stooky, Made an IBM Tape Drive Stop So Occurred on [Jan 26] 1926

    wireless! Watch him - he may Fredkin is credited with have a razor on him.” inventing the “walking” disk drive at MIT. According to the Oct. 2nd The first public demonstration story, he wrote a program that of the system, and Stooky, made an IBM tape drive stop so occurred on [Jan 26] 1926. In suddenly after reaching its top Stooky Bill is Seen later years, the system was put speed that it caused the device Oct. 2, 1925 on display in the London Science to rock back and forth, move Museum, along with Stooky's around, and occasionally fall head. Scottish inventor John Logie over. Baird [Aug 13] produced the first recognizable image on the The character Stephen Falken in world’s first working TV. Being the film “WarGames” [June 3], constantly short of funds, he had Edward N. Fredkin was modeled after Fredkin. built the device from assorted scrap materials, including an old Jr. hatbox, a pair of scissors, bicycle Born: Oct. 2, 1934; Martin Edward light lenses, and sealing wax and Los Angeles, California glue. Fredkin is the inventor of the Hellman His invention, which he termed a trie data structure (a search tree Born: Oct. 2, 1945; “televisor,” used rotating disks that utilizes string prefixes), and the Bronx, NYC to scan objects as electrical the Billiard-Ball Computer impulses via a photocell. The Model for reversible computing Hellman is best known as the co- signals were displayed on a with cellular automata. The inventor of public key screen as a low-resolution model utilizes Fredkin gates, cryptography with Whitfield greyscale image.
  • Apple Inc Is an American Multinational Corporation with a Focus on Designing and Manufacturing Consumer Electronics and Software Products

    Apple Inc Is an American Multinational Corporation with a Focus on Designing and Manufacturing Consumer Electronics and Software Products

    Contents 1) Inroduction 2) History • 1976–1980: The early years • 1986–1993: Rise and fall • 1994–1997: Attempts at reinvention • 1998–2005: New beginnings • 2005–present: The Intel partnership 3) Business 4) Corporate affairs 5) Advertising 6) Environmental record 7) Criticism Introduction Apple Inc is an American multinational corporation with a focus on designing and manufacturing consumer electronics and software products. The company's best-known hardware products include the Macintosh line of personal computers, the iPod line of portable media players, and the iPhone. Apple's software products include the Mac OS X operating system, iTunes media browser, the iLife suite of multimedia and creativity software, and Final Cut Studio, a suite of professional audio- and film-industry software products. The company operates more than 200 retail stores in eight countries and an online store where hardware and software products are sold. Established in Cupertino, California on April 1, 1976 and incorporated January 3, 1977, the company was called "Apple Computer, Inc." for its first 30 years, but dropped the word "Computer" on January 9, 2007 to reflect the company's ongoing expansion into the consumer electronics market in addition to its traditional focus on personal computers. Apple has about 28,000 employees worldwide and has worldwide annuak sales of US$24 billion in its fiscal year ending September 29, 2007. History 1976–1980: The early years Apple was established on April 1, 1976 by Steve Jobs, Steve Wozniak and Ronald Wayne,to sell the Apple I personal computer kit. They were hand-built by Wozniak and first shown to the public at the Homebrew Computer Club.

  • IBM POWER Microprocessors

    IBM POWER microprocessors IBM has a series of high performance microprocessors called POWER followed by a number designating generation, i.e. POWER1, POWER2, POWER3 and so forth up to the latest POWER9. These processors have been used by IBM in their RS/6000, AS/400, pSeries, iSeries, System p, System i and Power Systems line of servers and supercomputers. They have also been used in data storage devices by IBM and by other server manufacturers like Bull and Hitachi. The name "POWER" was originally presented as an acronym for "Performance Optimization With Enhanced RISC". The POWERn family of processors were developed in the late 1980s and are still in active development nearly 30 years later. In the beginning, they utilized the POWER instruction set architecture (ISA), but that evolved into PowerPC in later generations and then to Power Architecture, so modern POWER processors do not use the POWER ISA, they use the Power ISA. History Early developments The 801 research project Main article: IBM 801 In 1974 IBM started a project to build a telephone switching computer with, for the time, immense computational power. Since the application was comparably simple, this machine would need only to perform I/O, branches, add register-register, move data between registers and memory, and would have no need for special instructions to perform heavy arithmetic. This simple design philosophy, whereby each step of a complex operation is specified explicitly by one machine instruction, and all instructions are required to complete in the same constant time, would later come to be known as RISC. When the telephone switch project was cancelled IBM kept the design for the general purpose processor and named it 801 after building #801 at Thomas J.
  • A Framework to Model and Analyze the WHY and the HOW of Coopetition- Final

    A Framework to Model and Analyze the WHY and the HOW of Coopetition- Final

    A Framework to Model and Analyze the WHY and the HOW of Coopetition: Application to the Coopetition in the PowerPC Case Arash Golnam Ecole Polytechnique Fédérale de Lausanne School of Computer and Communication Sciences (I&C) Station 14, CH-1015 Lausanne, Switzerland Tel: +41 21 693 67 94 Email: [email protected] Ron Sanchez Department of Innovation and Organizational Economics Copenhagen Business School Kilevej 14A - 3rd Floor DK-2000 Frederiksberg, Denmark Email: [email protected] Alain Wegmann Ecole Polytechnique Fédérale de Lausanne School of Computer and Communication Sciences (I&C) Station 14, CH-1015 Lausanne, Switzerland Tel: +41 21 693 43 81 Email: [email protected] 1 Abstract. Coopetition has been defined as an approach to managing that combines competition and cooperation. IT transcends the traditional paradigms of competition and cooperation in an effort to achieve the advantages of both. As an inter-organizational relationship that is of a higher complexity than either simple competition or cooperation, coopetition presents both conceptual and practical challenges for business managers and researchers in the strategy field. In this paper we present a systemic approach to modeling coopetition between firms that provides a methodology for analyzing the strategic incentives for enterprises to engage in coopetition relationships and the organization design required to address the complexities inherent in such multi-faceted relationships. Our approach comprises a modeling technique called Systemic Enterprise Architecture Method (SEAM) that incorporates important conceptualizations adapted from competence- based management (CBM) theory. We illustrate our approach by applying it to the case coopetition between IBM and Apple in the development of PowerPC CPU.
  • A Technical History of Apple's Operating Systems

    A Technical History of Apple's Operating Systems

    A Technical History of Apple’s Operating Systems Amit Singh A Supplementary Document for Chapter 1 from the book Mac OS X Internals: A Systems Approach. Copyright © Amit Singh. All Rights Reserved. Portions Copyright © Pearson Education. Document Version 2.0.1 (July 28, 2006) Latest version available at http://osxbook.com/book/bonus/chapter1/ This page intentionally left blank. Dear Reader This is a supplementary document for Chapter 1 from my book Mac OS X In- ternals: A Systems Approach. A subset (about 30%) of this document ap- pears in the book as the first chapter with the title Origins of Mac OS X. This document is titled A Technical History of Apple’s Operating Systems. Whereas the book’s abridged version covers the history of Mac OS X, this document’s coverage is considerably broader. It encompasses not only Mac OS X and its relevant ancestors, but the various operating systems that Apple has dabbled with since the company’s inception, and many other systems that were direct or indirect sources of inspiration. This was the first chapter I wrote for the book. It was particularly difficult to write in terms of the time and other resources required in researching the mate- rial. I often had to find and scavenge ancient documentation, software, and hardware (all actual screenshots shown in this document were captured first hand.) However, I couldn’t include the chapter in its original form in the book. The book grew in size beyond everybody’s expectations—1680 pages! There- fore, it was hard to justify the inclusion of this much history, even if it is inter- esting history.