DOCSLIB.ORG

Programming Tutorial

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Programming Tutorial Software Development Kit for Multicore Acceleration Ver sion 3.0 Programming Tutorial SC33-8410-00 Software Development Kit for Multicore Acceleration Ver sion 3.0 Programming Tutorial SC33-8410-00 Note Before using this information and the product it supports, read the information in “Notices” on page 153. Edition notice This edition applies to the version 3, release 0 of the IBM Software Development Kit for Multicore Acceleration (Product number 5724-S84) and to all subsequent releases and modifications until otherwise indicated in new editions. 2005, 2007 © Copyright International Business Machines Corporation, Sony Computer Entertainment Incorporated, Toshiba Corporation Preface About this book This tutorial is written for programmers who are interested in developing ™ applications or libraries for the Cell Broadband Engine (Cell BE). It is not intended for programmers who want to develop device drivers, compilers, or operating systems for the Cell Broadband Engine. The descriptions and examples in this tutorial are from the Software Development Kit for Multicore Acceleration, Version 3.0. The examples are chosen to highlight the general principals required for Cell Broadband Engine programming, so that an experienced programmer can apply this knowledge to other environments. Who should read this book The document is intended for system and application programmers who wish to develop Cell Broadband Engine applications. Prerequisites It is assumed that you are an experienced C/C++ programmer and are familiar with the basic concepts of single-instruction, multiple-data (SIMD) vector ® ™ instruction sets, such as the PowerPC Architecture Vector/SIMD Multimedia ® ™ Extensions, Intel MMX , SSE, 3DNOW!, or x86-64 instruction sets. It is also assumed that you have the Software Development Kit (SDK) for Multicore Acceleration, which includes a Cell BE specific, 64-bit PowerPC Linux operating system, SDK code examples, and the IBM Full System Simulator for Cell BE. Related documentation The following is a list of reference and supporting materials for the Cell Broadband Engine. Additional documentation for specific SDK components is generally provided with that component. v C/C++ Language Extensions for Cell Broadband Engine Architecture v Cell Broadband Engine, Architecture v Cell Broadband Engine Linux Reference Implementation, Application Binary Interface Specification v Cell Broadband Engine, Programming Handbook v Cell Broadband Engine, Registers v Accelerated Library Framework, Programmer’s Guide and API Reference v Data Communication and Synchronization, Programmer’s Guide and API Reference v PowerPC Microprocessor Family: The Programming Environments Manual for 64-bit Microprocessors v PowerPC Microprocessor Family: Vector/SIMD Multimedia Extension Technology Programming Environments Manual, Version 2.06c v PowerPC Operating Environment Architecture, Book III, Version 2.02 v PowerPC User Instruction Set Architecture, Book I, Version 2.02 iii v PowerPC Virtual Environment Architecture, Book II, Version 2.02 v SIMD Math Library Specification for Cell Broadband Engine v Software Development Kit, Programmer’s Guide v SPE Runtime Management Library (Version 2) v SPU Application Binary Interface Specification v SPU Assembly Language Specification v Synergistic Processor Unit, Instruction Set Architecture iv Programming Tutorial Contents Preface . iii Promoting scalar data types to vector data types 71 Differences between PPE and SPE SIMD support 72 Compiler directives . .75 Figures . vii MFC commands . .76 DMA-command tag groups . .79 Tables . .ix Synchronizing DMA transfers . .80 MFC input and output macros . .80 Chapter 1. Overview of the Cell Coding methods and examples . .83 Broadband Engine . .1 DMA transfers . .83 Introduction . .1 DMA-list transfers . .84 Background and motivations . .1 Moving double-buffered data . .86 Scaling the three performance-limiting walls . .3 Vectorizing a loop . .88 Architecture overview . .4 Reducing the impact of branches . .89 The PowerPC Processor Element . .6 Porting SIMD code from the PPE to the SPEs . .92 Synergistic Processor Elements . .7 Code-mapping considerations . .93 Programming Overview . .9 Simple macro translation . .94 Byte ordering and bit numbering . .9 Example 1: Euler particle-system simulation . .96 SIMD vectorization . .10 Performance analysis . 106 SIMD C-language intrinsics . .11 Performance issues . 106 Threads and tasks . .12 Example 1: Tuning SPE performance with static The runtime environment . .13 and dynamic timing analysis . 106 Application partitioning . .13 General SPE programming tips . .115 The software development kit . .16 Chapter 4. Programming models . .117 Chapter 2. The PPE and the Function-Offload Model . .117 Remote procedure call . .118 programming process . .19 Device-Extension Model . .118 PPE registers . .19 Computation-Acceleration Model . .119 PPE instruction sets . .21 Streaming model . .119 PowerPC instructions . .22 Shared-Memory Multiprocessor Model . .119 Vector/SIMD Multimedia Extension instructions 24 Asymmetric-Thread Runtime Model . 120 C/C++ language extensions (intrinsics) . .25 User-mode thread model . 120 Programming with Vector/SIMD Multimedia Cell application frameworks . 120 Extension intrinsics . .33 SPE overlays . 121 The PPE and the SPEs . .35 Storage Domains . .35 Issuing DMA commands from the PPE . .37 Chapter 5. The simulator . 123 Creating threads for the SPEs . .38 Simulator basics . 124 Communication between the PPE and SPEs . .40 Operating-system modes . 124 Developing code for the Cell Broadband Engine . .41 Interacting with the simulator . 124 Producing a simple multi-threaded CBE program 42 Command-line interface . 125 Running the program in the simulator . .44 Graphical User Interface. 126 Debugging programs . .48 The simulation panel . 127 GUI buttons . 135 Performance monitoring . 140 Chapter 3. Programming the SPEs . .49 Displaying performance statistics . 141 SPE configuration . .49 SPE performance profile checkpoints . 144 Synergistic Processor Unit . .50 Example program: tpa1 . 146 Memory flow controller . .54 Emitters . 147 Channels . .55 SPU performance and semantics . 149 SPU instruction set . .60 Data layout in registers . .60 Instruction types . .62 Notices . 153 SPU C/C++ language extensions (intrinsics) . .64 Edition notices . 155 Assembly language versus intrinsics comparison: an example . .65 Trademarks . 157 Intrinsic classes . .66 v Index . 171 vi Programming Tutorial Figures 1. Overview of Cell Broadband Engine 23. SIMD floating-point Add instruction function 63 architecture . .5 24. Array-of-structures data organization for one 2. PowerPC Processor Element (PPE) block triangle . .63 diagram . .6 25. Structure-of-arrays data organization for four 3. Synergistic Processor Element (SPE) block triangles . .64 diagram . .8 26. DMA transfers using a double-buffering 4. Big-endian byte and bit ordering . .10 method . .87 5. Four concurrent Add operations . .11 27. Example of the Function-Offload (or RPC) 6. Byte-shuffle operation . .11 Model . .118 7. Application partitioning model . .14 28. Simulation stack . 123 8. PPE-centric multistage pipeline model and 29. Simulator structures and screens . 125 parallel stages model . .15 30. Main Graphical User Interface for the 9. PPE-centric services model . .15 simulator . 127 10. PPE user-register set . .20 31. Project and processor folders . 128 11. Concurrent execution of integer, floating-point, 32. PPE General-Purpose Registers window 129 and vector units . .24 33. PPE Floating-Point Registers window 129 12. Running the Vector/SIMD Multimedia 34. PPE Core window . 130 Extension sample program . .34 35. SPE MFC window . 131 13. Storage domains defined in the Cell 36. SPE MFC Address Translation window 132 Broadband Engine . .36 37. SPE Channels window . 133 14. Sample project directory structure and 38. SPE statistics . 134 makefiles . .42 39. Debug Controls window . 137 15. Windows visible after starting the simulator 40. SPE Visualization window . 138 GUI . .45 41. Track All PCs window . 139 16. Console window on completion of Linux boot 46 42. SPU Modes window . 140 17. Loading the program into the simulation 43. tpa1 statistics for SPE 0 . 143 environment . .47 44. tpa1 statistics for SPE 2 . 144 18. Running the sample program . .48 45. Profile checkpoint output for SPE 2 . 146 19. SPE architectural block diagram . .50 46. Emitters . 148 20. SPE user-register set . .51 47. Emitter architecture . 148 21. Big-endian ordering supported by the SPE 61 22. Register layout of data types and preferred (scalar) slot . .61 vii viii Programming Tutorial Tables 1. PPE and SPE intrinsic classes . .12 18. Generic SPU Intrinsics . .69 2. Definition of threads and tasks . .12 19. Composite SPU intrinsics . .71 3. PPE-specific scalar intrinsics . .26 20. Intrinsics for Changing Scalar and Vector Data 4. Vector/SIMD Multimedia Extension data types 29 Types . .72 5. Vector/SIMD Multimedia Extension specific 21. PPE and SPE Architectural Comparison 72 and generic intrinsics . .29 22. PPE versus SPU Vector Data Types . .73 6. Vector/SIMD Multimedia Extension predicate 23. Single-Token Vector Keyword Data Types 74 intrinsics . .32 24. MFC DMA Command . .76 7. MFC command-parameter registers for 25. MFC Command Suffixes . .78 PPE-initiated DMA transfers . .37 26. MFC Synchronization Commands . .79 8. Mailbox channels and MMIO registers . .40 27. MFC Atomic Commands . .79 9. Signal notification channels and MMIO 28. MFC Input and Output Macros . .80 registers . .41
Load more

Recommended publications
  • Ebook - Informations About Operating Systems Version: August 15, 2006 | Download
    eBook - Informations about Operating Systems Version: August 15, 2006 | Download: www.operating-system.org AIX Internet: AIX AmigaOS Internet: AmigaOS AtheOS Internet: AtheOS BeIA Internet: BeIA BeOS Internet: BeOS BSDi Internet: BSDi CP/M Internet: CP/M Darwin Internet: Darwin EPOC Internet: EPOC FreeBSD Internet: FreeBSD HP-UX Internet: HP-UX Hurd Internet: Hurd Inferno Internet: Inferno IRIX Internet: IRIX JavaOS Internet: JavaOS LFS Internet: LFS Linspire Internet: Linspire Linux Internet: Linux MacOS Internet: MacOS Minix Internet: Minix MorphOS Internet: MorphOS MS-DOS Internet: MS-DOS MVS Internet: MVS NetBSD Internet: NetBSD NetWare Internet: NetWare Newdeal Internet: Newdeal NEXTSTEP Internet: NEXTSTEP OpenBSD Internet: OpenBSD OS/2 Internet: OS/2 Further operating systems Internet: Further operating systems PalmOS Internet: PalmOS Plan9 Internet: Plan9 QNX Internet: QNX RiscOS Internet: RiscOS Solaris Internet: Solaris SuSE Linux Internet: SuSE Linux Unicos Internet: Unicos Unix Internet: Unix Unixware Internet: Unixware Windows 2000 Internet: Windows 2000 Windows 3.11 Internet: Windows 3.11 Windows 95 Internet: Windows 95 Windows 98 Internet: Windows 98 Windows CE Internet: Windows CE Windows Family Internet: Windows Family Windows ME Internet: Windows ME Seite 1 von 138 eBook - Informations about Operating Systems Version: August 15, 2006 | Download: www.operating-system.org Windows NT 3.1 Internet: Windows NT 3.1 Windows NT 4.0 Internet: Windows NT 4.0 Windows Server 2003 Internet: Windows Server 2003 Windows Vista Internet: Windows Vista Windows XP Internet: Windows XP Apple - Company Internet: Apple - Company AT&T - Company Internet: AT&T - Company Be Inc. - Company Internet: Be Inc. - Company BSD Family Internet: BSD Family Cray Inc.
    [Show full text]
  • A Developer's Guide to the POWER Architecture
    http://www.ibm.com/developerworks/linux/library/l-powarch/ 7/26/2011 10:53 AM English Sign in (or register) Technical topics Evaluation software Community Events A developer's guide to the POWER architecture POWER programming by the book Brett Olsson , Processor architect, IBM Anthony Marsala , Software engineer, IBM Summary: POWER® processors are found in everything from supercomputers to game consoles and from servers to cell phones -- and they all share a common architecture. This introduction to the PowerPC application-level programming model will give you an overview of the instruction set, important registers, and other details necessary for developing reliable, high performing POWER applications and maintaining code compatibility among processors. Date: 30 Mar 2004 Level: Intermediate Also available in: Japanese Activity: 22383 views Comments: The POWER architecture and the application-level programming model are common across all branches of the POWER architecture family tree. For detailed information, see the product user's manuals available in the IBM® POWER Web site technical library (see Resources for a link). The POWER architecture is a Reduced Instruction Set Computer (RISC) architecture, with over two hundred defined instructions. POWER is RISC in that most instructions execute in a single cycle and typically perform a single operation (such as loading storage to a register, or storing a register to memory). The POWER architecture is broken up into three levels, or "books." By segmenting the architecture in this way, code compatibility can be maintained across implementations while leaving room for implementations to choose levels of complexity for price/performances trade-offs. The levels are: Book I.
    [Show full text]
  • Develop-16 9312 December 1993.Pdf
    E D I T O R I A L S T A F F Editor-in-Cheek Caroline Rose Technical Buckstopper Dave Johnson Our Boss Greg Joswiak His Boss Dennis Matthews Review Board Pete (“Luke”) Alexander, C. K. Haun, Jim Reekes, Bryan K. (“Beaker”) Ressler, Larry Rosenstein, Andy Shebanow, Gregg Williams Managing Editor Cynthia Jasper Contributing Editors Lorraine Anderson, Philip Borenstein, Robin Cowan, Matt Deatherage, The cover. Mark Jenkins of Rucker Toni Haskell, Judy Helfand, Rebecca Pepper Huggins Design created this cover using Indexer Marc Savage Adobe Photoshop, Adobe Illustrator, Special thanks to Smart Friend Dean Yu for Fractal Design Painter, and a Macintosh his help during Dave Johnson’s sabbatical. Quadra 950. He looks forward to making the leap himself to Macintosh on PowerPC. A R T & P R O D U C T I O N This issue’s CD. The develop Bookmark Production/Art Director Diane Wilcox CD (or the Developer CD Series disc, Technical Illustration Dave Olmos, John Ryan Reference Library edition) for December Formatting Forbes Mill Press 1993 or later contains this issue and all Printing Wolfer Printing Company, Inc. back issues of develop along with the code Film Preparation Aptos Post, Inc. that the articles describe. The develop Production PrePress Assembly issues and code are also available on AppleLink and via anonymous ftp on Photography Sharon Beals ftp.apple.com. Note that some software Online Production Cassi Carpenter and documentation referred to as being on develop, The Apple Technical Journal, a this issue’s CD may be located on the Tool quarterly publication of Apple Computer’s Chest edition rather than the Reference Developer Press group, is published in Library edition of the Developer CD Series March, June, September, and December.
    [Show full text]
  • Introduction to the Cell Multiprocessor
    Introduction J. A. Kahle M. N. Day to the Cell H. P. Hofstee C. R. Johns multiprocessor T. R. Maeurer D. Shippy This paper provides an introductory overview of the Cell multiprocessor. Cell represents a revolutionary extension of conventional microprocessor architecture and organization. The paper discusses the history of the project, the program objectives and challenges, the design concept, the architecture and programming models, and the implementation. Introduction: History of the project processors in order to provide the required Initial discussion on the collaborative effort to develop computational density and power efficiency. After Cell began with support from CEOs from the Sony several months of architectural discussion and contract and IBM companies: Sony as a content provider and negotiations, the STI (SCEI–Toshiba–IBM) Design IBM as a leading-edge technology and server company. Center was formally opened in Austin, Texas, on Collaboration was initiated among SCEI (Sony March 9, 2001. The STI Design Center represented Computer Entertainment Incorporated), IBM, for a joint investment in design of about $400,000,000. microprocessor development, and Toshiba, as a Separate joint collaborations were also set in place development and high-volume manufacturing technology for process technology development. partner. This led to high-level architectural discussions A number of key elements were employed to drive the among the three companies during the summer of 2000. success of the Cell multiprocessor design. First, a holistic During a critical meeting in Tokyo, it was determined design approach was used, encompassing processor that traditional architectural organizations would not architecture, hardware implementation, system deliver the computational power that SCEI sought structures, and software programming models.
    [Show full text]
  • PULP June 2011.Cwk (DR)
    Newsletter of the Hartford User Group Exchange June, 2011 The PULP Contents: The Quiz 3 Preparing for Lion: Find Your 4 HUGE this month: PowerPC Applications BACKING UP AND 6 General Meeting: June 17th RESTORING FILES The Control Panel -- Extremely 8 The non- “MAC Defender” & Useful see the Editors Corner Calendar 10 See you there! East Hartford Public Library Main St. & Central Ave., East Hartford, CT. Q&A Session: 7:00PM–7:30PM Meeting starts at: 7:30PM VOLUME 30 ISSUE 6 Page 1 Newsletter of the Hartford User Group Exchange June, 2011 The PULP is published monthly by and for members of the Hartford User MEETING LOCATIONS Group Exchange, Inc. (HUGE). HUGE is a nonprofit organization whose East Hartford Public aim is to provide an exchange of information between users of personal Library computers. The PULP is not in any way affiliated with any computer Main & Central Avenue manufacturer or software company. Original, uncopyrighted articles in the Lion’s Room appearing in the PULP may be reproduced without prior permission by (downstairs) other nonprofit groups. Please give credit to the author and the PULP, and send a copy to HUGE. The opinions and views herein are those of the authors and not necessarily those of HUGE. Damages caused by use or abuse of information appearing in the PULP are the sole responsibility of the user of the information. We reserve the right to edit or reject any articles submitted for publication in the PULP. Trademarks used in this publication belong to the respective owners of those trademarks. Editors Corner When I started to put the PULP together and plan for the June meeting I was thinking about a Q&A session, but PS -- As I put the finishing touches on the PULP, a new then there was ‘MAC Defender’.
    [Show full text]
  • Programming the Cell Broadband Engine Examples and Best Practices
    Front cover Draft Document for Review February 15, 2008 4:59 pm SG24-7575-00 Programming the Cell Broadband Engine Examples and Best Practices Practical code development and porting examples included Make the most of SDK 3.0 debug and performance tools Understand and apply different programming models and strategies Abraham Arevalo Ricardo M. Matinata Maharaja Pandian Eitan Peri Kurtis Ruby Francois Thomas Chris Almond ibm.com/redbooks Draft Document for Review February 15, 2008 4:59 pm 7575edno.fm International Technical Support Organization Programming the Cell Broadband Engine: Examples and Best Practices December 2007 SG24-7575-00 7575edno.fm Draft Document for Review February 15, 2008 4:59 pm Note: Before using this information and the product it supports, read the information in “Notices” on page xvii. First Edition (December 2007) This edition applies to Version 3.0 of the IBM Cell Broadband Engine SDK, and the IBM BladeCenter QS-21 platform. © Copyright International Business Machines Corporation 2007. All rights reserved. Note to U.S. Government Users Restricted Rights -- Use, duplication or disclosure restricted by GSA ADP Schedule Contract with IBM Corp. Draft Document for Review February 15, 2008 4:59 pm 7575TOC.fm Contents Preface . xi The team that wrote this book . xi Acknowledgements . xiii Become a published author . xiv Comments welcome. xv Notices . xvii Trademarks . xviii Part 1. Introduction to the Cell Broadband Engine . 1 Chapter 1. Cell Broadband Engine Overview . 3 1.1 Motivation . 4 1.2 Scaling the three performance-limiting walls. 6 1.2.1 Scaling the power-limitation wall . 6 1.2.2 Scaling the memory-limitation wall .
    [Show full text]
  • I.T.S.O. Powerpc an Inside View
    SG24-4299-00 PowerPC An Inside View IBM SG24-4299-00 PowerPC An Inside View Take Note! Before using this information and the product it supports, be sure to read the general information under “Special Notices” on page xiii. First Edition (September 1995) This edition applies to the IBM PC PowerPC hardware and software products currently announced at the date of publication. Order publications through your IBM representative or the IBM branch office serving your locality. Publications are not stocked at the address given below. An ITSO Technical Bulletin Evaluation Form for reader′s feedback appears facing Chapter 1. If the form has been removed, comments may be addressed to: IBM Corporation, International Technical Support Organization Dept. JLPC Building 014 Internal Zip 5220 1000 NW 51st Street Boca Raton, Florida 33431-1328 When you send information to IBM, you grant IBM a non-exclusive right to use or distribute the information in any way it believes appropriate without incurring any obligation to you. Copyright International Business Machines Corporation 1995. All rights reserved. Note to U.S. Government Users — Documentation related to restricted rights — Use, duplication or disclosure is subject to restrictions set forth in GSA ADP Schedule Contract with IBM Corp. Abstract This document provides technical details on the PowerPC technology. It focuses on the features and advantages of the PowerPC Architecture and includes an historical overview of the development of the reduced instruction set computer (RISC) technology. It also describes in detail the IBM Power Series product family based on PowerPC technology, including IBM Personal Computer Power Series 830 and 850 and IBM ThinkPad Power Series 820 and 850.
    [Show full text]
  • Introduction to IBM Cell/B.E. SDK V3.1 Programming IBM Powerxcell 8I / QS22
    IBM Systems & Technology Group Introduction to IBM Cell/B.E. SDK v3.1 Programming IBM PowerXcell 8i / QS22 PRACE Winter School 10-13 February 2009, Athens, Greece 1 PRACE Winter School 2/16/2009 © 2009 IBM Corporation IBM Systems & Technology Group Objectives Introduce you to … – Cell Software Development Kit (SDK) for Multicore Acceleration Version 3.1 – Programming the Cell/B.E (libSPE2, MFC, SIMD, … ) – Programming Models: DaCS, ALF, OpenMP – Programming Tips & Tricks – Performance tools Trademarks – Cell Broadband Engine and Cell Broadband Engine Architecture are trademarks of Sony Computer Entertainment, Inc. 2 PRACE Winter School 2/16/2009 © 2009 IBM Corporation IBM Systems & Technology Group Cell/B.E. Programming Approaches are Fully Customizable! Increasing Programmer Control over Cell/B.E. resources Decreasing programmer attention to architectural details 1. “Native” Programming Æ HW 2. Assisted 3. Development Resources Programming Tools Intrinsics, Æ Libraries, ÆUser tool-driven DMA, etc. Frameworks ÆHardware Programming Effort Programming abstraction 1. “Native” Programming 2. Assisted Programming 3. Development Tools Advantages Best performance possible Greatly reduced development time over Minimum development time required “Native” Programming Best use of “Native” resources Some degree of platform Still allows some custom use of “Native” independence resources Limitations Requires the most coding work of Performance gains may not be as great as Performance gains may not be as the three options with “Native” Programming great
    [Show full text]
  • Imac Early 2006 User's Guide
    iMac User’s Guide Includes setup, usage, and troubleshooting information for your iMac computer K Apple Computer, Inc. Apple, the Apple logo, AirPort, Final Cut Pro, FireWire, iCal, iDVD, iLife, iMac, iMovie, iPhoto, iPod, iTunes, Mac, © 2006 Apple Computer, Inc. All rights reserved. the Mac logo, Mac OS, and Macintosh are trademarks of Under the copyright laws, this manual may not be Apple Computer, Inc., registered in the U.S. and other copied, in whole or in part, without the written consent countries. of Apple. AirPort Express, Exposé, Finder, iSight, Safari, Spotlight, The Apple logo is a trademark of Apple Computer, Inc., SuperDrive, and Tiger are trademarks of Apple registered in the U.S. and other countries. Use of the Computer, Inc. “keyboard” Apple logo (Option-Shift-K) for commercial AppleCare and Apple Store are service marks of Apple purposes without the prior written consent of Apple Computer, Inc., registered in the U.S. and other may constitute trademark infringement and unfair countries. competition in violation of federal and state laws. .Mac is a service mark of Apple Computer, Inc. Every effort has been made to ensure that the information in this manual is accurate. Apple is not The Bluetooth word mark and logos are owned by responsible for printing or clerical errors. the Bluetooth SIG, Inc. and any use of such marks by Apple Computer, Inc. is under license. Apple 1 Infinite Loop ENERGY STAR® is a U.S. registered trademark. Cupertino, CA 95014-2084 Intel and Intel Core are trademarks or registered 408-996-1010 trademarks of Intel Corporation or its subsidiaries in the www.apple.com United States and other countries.
    [Show full text]
  • Upgrading OS X
    Mavericks: State of the nation David Empson President, Wellington Macintosh Society, Inc. April 2014 If you want to contact me with any questions, please e-mail [email protected]. Page 1 of 25 Timeline Recent Timeline • September 2013: final security update and Safari update for 10.6.8. • October 2013: OS X 10.9 (Mavericks) released. • December 2013: 10.9.1 update. • February 2014: 10.9.2 update. Future Timeline • April or May: estimated release of 10.9.3 update. • June 2: developer conference, which should announce and preview the next major version. • October: estimated release of next major version (10.10?) Page 2 of 25 General stability • Overall, 10.9.2 seems pretty stable. It is better than 10.9.1 or 10.9. • Inevitably there will be a 10.9.3 update which is likely to fix more of the early problems with 10.9. Issues I’m aware of with 10.9.2 • Still some glitches with Mail. • Rules sometimes not working. • Odd behaviour with GMail. • In one case, I’ve seen Mail lose track of folders in a complex hierarchy. • Importing from another copy of Mail leaves an untidy hierarchy. • USB 3.0 and Thunderbolt drives ejecting unexpectedly when idle. • Only affects recent Macs with USB 3 or Thunderbolt support. • Doesn’t affect older Macs or hard drives using USB 2. • Time Machine backup to a USB 3 drive is risky. • Reduce or eliminate the problem by going into System Preferences, Energy Saver, turning off “Put hard disks to sleep when possible”. • Reconnecting to known Wi-Fi networks sometimes takes a while.
    [Show full text]
  • Themis PPC64 / TPPC64 Datasheet (Pdf)
    Full-service, independent repair center -~ ARTISAN® with experienced engineers and technicians on staff. TECHNOLOGY GROUP ~I We buy your excess, underutilized, and idle equipment along with credit for buybacks and trade-ins. Custom engineering Your definitive source so your equipment works exactly as you specify. for quality pre-owned • Critical and expedited services • Leasing / Rentals/ Demos equipment. • In stock/ Ready-to-ship • !TAR-certified secure asset solutions Expert team I Trust guarantee I 100% satisfaction Artisan Technology Group (217) 352-9330 | [email protected] | artisantg.com All trademarks, brand names, and brands appearing herein are the property o f their respective owners. Find the Mercury Computer Systems / Themis PPC64 / TPPC64 at our website: Click HERE Themis TPPC64 High-Performance Multiprocessing VME Computer New IBM PowerPC 970FX - based Dual- New PowerPC®-based DuPralo-Prcessocessor VoMr VEMbuEsbu Cos mCoputmputersers The Themis TPPC64™ is a single board VMEbus computer, based on the IBM® PowerPC ® 970FX processor. It is available in both a single slot uniprocessor configuration, as well as a two slot, dual Symmetric Multiprocessing (SMP) configuration. I/O extension and graphics boards can be added to either single or dual processor configurations and occupy additional VMEbus slots. The TPPC64 supports up to 4 GB of DDR400 SDRAM. The Themis TPPC64 includes two Gb Ethernet ports and a Single Ultra320 SCSI channel. PMC I/O can be expanded to four slots with two different PMC carrier boards. Themis TPPC64
    [Show full text]
  • Powerbook 5300 Computer
    Developer Note Macintosh PowerBook 5300 Computer Macintosh PowerBook 5300/100 Macintosh PowerBook 5300c/100 Macintosh PowerBook 5300cs/100 Macintosh PowerBook 5300ce/117 Developer Press Apple Computer, Inc. 1995 Thi d t t d ith F M k 4 0 4 Apple Computer, Inc. Adobe Illustrator and PostScript are LIMITED WARRANTY ON MEDIA AND 1995 Apple Computer, Inc. trademarks of Adobe Systems REPLACEMENT All rights reserved. Incorporated, which may be registered If you discover physical defects in the in certain jurisdictions. No part of this publication may be manual or in the media on which a software reproduced, stored in a retrieval America Online is a service mark of product is distributed, APDA will replace system, or transmitted, in any form or Quantum Computer Services, Inc. the media or manual at no charge to you by any means, mechanical, electronic, Classic is a registered trademark provided you return the item to be replaced photocopying, recording, or otherwise, licensed to Apple Computer, Inc. with proof of purchase to APDA. without prior written permission of CompuServe is a registered service ALL IMPLIED WARRANTIES ON THIS Apple Computer, Inc. Printed in the mark of CompuServe, Inc. MANUAL, INCLUDING IMPLIED United States of America. FrameMaker is a registered trademark WARRANTIES OF MERCHANTABILITY The Apple logo is a trademark of of Frame Technology Corporation. AND FITNESS FOR A PARTICULAR Apple Computer, Inc. Helvetica and Palatino are registered PURPOSE, ARE LIMITED IN DURATION Use of the “keyboard” Apple logo trademarks of Linotype Company. TO NINETY (90) DAYS FROM THE DATE (Option-Shift-K) for commercial OF THE ORIGINAL RETAIL PURCHASE ITC Zapf Dingbats is a registered purposes without the prior written OF THIS PRODUCT.
    [Show full text]