DOCSLIB.ORG

Design and Architectures for Signal and Image Processing

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text

Load more

EURASIP Journal on Embedded Systems Design and Architectures for Signal and Image Processing Guest Editors: Markus Rupp, Dragomir Milojevic, and Guy Gogniat Design and Architectures for Signal and Image Processing EURASIP Journal on Embedded Systems Design and Architectures for Signal and Image Processing Guest Editors: Markus Rupp, Dragomir Milojevic, and Guy Gogniat Copyright © 2008 Hindawi Publishing Corporation. All rights reserved. This is a special issue published in volume 2008 of “EURASIP Journal on Embedded Systems.” All articles are open access articles distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited. Editor-in-Chief Zoran Salcic, University of Auckland, New Zealand Associate Editors Sandro Bartolini, Italy Thomas Kaiser, Germany S. Ramesh, India Neil Bergmann, Australia Bart Kienhuis, The Netherlands Partha S. Roop, New Zealand Shuvra Bhattacharyya, USA Chong-Min Kyung, Korea Markus Rupp, Austria Ed Brinksma, The Netherlands Miriam Leeser, USA Asim Smailagic, USA Paul Caspi, France John McAllister, UK Leonel Sousa, Portugal Liang-Gee Chen, Taiwan Koji Nakano, Japan Jarmo Henrik Takala, Finland Dietmar Dietrich, Austria Antonio Nunez, Spain Jean-Pierre Talpin, France Stephen A. Edwards, USA Sri Parameswaran, Australia Jurgen¨ Teich, Germany Alain Girault, France Zebo Peng, Sweden Dongsheng Wang, China Rajesh K. Gupta, USA Marco Platzner, Germany Susumu Horiguchi, Japan Marc Pouzet, France Contents Design and Architectures for Signal and Image Processing, Markus Rupp, Dragomir Milojevic, and Guy Gogniat Volume 2008, Article ID 275975, 3 pages Flexible Hardware-Based Stereo Matching, Kristian Ambrosch, Wilfried Kubinger, Martin Humenberger, and Andreas Steininger Volume 2008, Article ID 386059, 12 pages High Speed 3D Tomography on CPU, GPU, and FPGA, Nicolas GAC, Stephane´ Mancini, Michel Desvignes, and Dominique Houzet Volume 2008, Article ID 930250, 12 pages An SIMD Programmable Vision Chip with High-Speed Focal Plane Image Processing, Dominique Ginhac, Jer´ omeˆ Dubois, Michel Paindavoine, and Barthel´ emy´ Heyrman Volume 2008, Article ID 961315, 13 pages Design of a Real-Time Face Detection Parallel Architecture Using High-Level Synthesis, Nicolas Farrugia, Franck Mamalet, Sebastien´ Roux, Fan Yang, and Michel Paindavoine Volume 2008, Article ID 938256, 9 pages Smart Camera Based on Embedded HW/SW Coprocessor, Romuald Mosqueron, Julien Dubois, Marco Mattavelli, and David Mauvilet Volume 2008, Article ID 597872, 13 pages An Evaluation of Dynamic Partial Reconfiguration for Signal and Image Processing in Professional Electronics Applications, Philippe Manet, Daniel Maufroid, Leonardo Tosi, Gregory Gailliard, Olivier Mulertt, Marco Di Ciano, Jean-Didier Legat, Denis Aulagnier, Christian Gamrat, Raffaele Liberati, Vincenzo La Barba, Pol Cuvelier, Bertrand Rousseau, and Paul Gelineau Volume 2008, Article ID 367860, 11 pages Using High-Level RTOS Models for HW/SW Embedded Architecture Exploration: Case Study on Mobile Robotic Vision,Franc¸ois Verdier, Benoˆıt Miramond, Mickael¨ Maillard, Emmanuel Huck, and Thomas Lefebvre Volume 2008, Article ID 349465, 17 pages A Platform for the Development and the Validation of HW IP Components Starting from Reference Software Specifications, Christophe Lucarz, Marco Mattavelli, and Julien Dubois Volume 2008, Article ID 685139, 16 pages A Priori Implementation Effort Estimation for Hardware Design Based on Independent Path Analysis, Rasmus Abildgren, Jean-Philippe Diguet, Pierre Bomel, Guy Gogniat, Peter Koch, and Yannick Le Moullec Volume 2008, Article ID 280347, 12 pages Multiple Word-Length High-Level Synthesis, Philippe Coussy, Ghizlane Lhairech-Lebreton, and Dominique Heller Volume 2008, Article ID 916867, 11 pages Accuracy Constraint Determination in Fixed-Point System Design,D.Menard,R.Serizel,R.Rocher, and O. Sentieys Volume 2008, Article ID 242584, 12 pages Hindawi Publishing Corporation EURASIP Journal on Embedded Systems Volume 2008, Article ID 275975, 3 pages doi:10.1155/2008/275975 Editorial Design and Architectures for Signal and Image Processing Markus Rupp (EURASIP Member),1 Dragomir Milojevic,2 and Guy Gogniat3 1 Institute of Communications and Radio-Frequency Engineering (INTHFT), Technical University of Vienna, 1040 Vienna, Austria 2 BEAMS, Universit´e Libre de Bruxelles, CP165/56, 1050 Bruxelles, Belgium 3 Lab-STICC Laboratory, University of South Brittany, CNRS, UMR 3192, 56321 Lorient, France Correspondence should be addressed to Markus Rupp, [email protected] Received 30 December 2008; Accepted 31 December 2008 Copyright © 2008 Markus Rupp et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited. The development of complex applications involving signal, many applications to enable parallel interconnections and image, and control processing is classically divided into three communication throughputs. Adaptive and reconfigurable consecutive steps: a theoretical study of the algorithms, a architectures represent a new computation paradigm whose study of the target architecture, and finally an implementa- trend is clearly increasing. tion. This forms a driving force for the future evolution of Today, such sequential design flow is reaching its limits embedded system design methodologies. for the following reasons. This special issue of the EURASIP Journal of Embed- ded Systems is intended to present innovative methods, (i) The complexity of today’s systems designed with tools, design methodologies, and frameworks for algorithm- the emerging submicron technologies for integrated architecture-matching approach in the design flow including circuit manufacturing. system level design and hardware/software codesign, real- (ii) The intense pressure on the design cycle time in time operating system, system modelling and rapid pro- order to reach shorter time-to-market, and to reduce totyping, system synthesis, design verification, as well as development and production costs. performance analysis and estimation. (iii) The strict performance constraints that have to be We received 24 submissions for this special issue of which reached in the end, typically low and/or guaranteed we finally selected 11 for publication. application execution time, integrated circuit area, In the paper entitled “Flexible Hardware-Based Stereo overall system power dissipation. Matching” Kristian Ambrosch et al. propose a novel tech- nique for implementing a flexible block size, disparity range, An alternative approach to a traditional design flow, and frame rate for hardware-based embedded adaptive called algorithm-architecture matching, aims to leverage the stereo-vision systems. By reusing existing resources of a design flow by a simultaneous study of both algorithmic and static architecture, rather than dynamic reconfiguration, the architectural issues, taking into account multiple design con- proposed technique allows both ASIC and FPGA implemen- straints, as well as algorithm and architecture optimizations, tations. Using the proposed architecture, the authors show not only in the beginning but all the way throughout the the impact of the flexible stereo matching on the generated design process. disparity maps for the sum of absolute differences (SADs), Introducing such design methodology is also necessary rank, and census transform algorithms. Finally, the authors when facing the new emerging applications such as high- quantify the resource usage and achievable performance performance, low-power, low-cost mobile communication when synthesized for an Altera Stratix II FPGA. systems and/or smart sensors-based systems. Back-projection (BP) is a costly computational step in This design methodology will have to face also future tomography image reconstruction such as positron emission architectures based on multiple processor cores and dedi- tomography (PET). To reduce the computation time, the cated coprocessors to achieve the required efficiency. NoC- paper entitled “High Speed 3D Tomography on CPU, based communications will become also mandatory for GPU and FPGA” by Nicolas Gac et al. proposes pipelined, 2 EURASIP Journal on Embedded Systems prefetch, and parallelized architecture for PET BP (3PA- DPR in real professional electronics applications, and to PET). The key feature of the proposed architecture is in the provide guidelines to improve its applicability. It makes an original memory access strategy, masking the high latency evaluation of DPR based on experiments made on a set of of the external memory by an efficient use of the intrinsic seven signal and image processing applications carried out temporal and spatial locality of the BP algorithm. Proposed in real conditions. It also identifies the missing elements architecture is prototyped on a System on Programmable and set of advantages for its use in professional electronic Chip (SoPC) to validate the system and to measure its applications. Research directions are also proposed in order performances. Time performances are then compared with to improve its usage. a desktop PC, a workstation, and a graphic processor unit The paper entitled “Using High-Level RTOS Models for (GPU). HW/SW Embedded Architecture Exploration: Case Study on Thepaperentitled“ASIMDProgrammableVision Mobile Robotic Vision” by Franc¸ois Verdier et al. deals with Chip with High
Recommended publications
  • A 2000 Frames / S Programmable Binary Image Processor Chip for Real Time Machine Vision Applications

    A 2000 Frames / S Programmable Binary Image Processor Chip for Real Time Machine Vision Applications

    A 2000 frames / s programmable binary image processor chip for real time machine vision applications A. Loos, D. Fey Institute of Computer Science, Friedrich-Schiller-University Jena Ernst-Abbe-Platz 2, D-07743 Jena, Germany {loos,fey}@cs.uni-jena.de Abstract the inflexible and fixed instruction set. To meet that we present a so called ASIP (application specific instruction Industrial manufacturing today requires both an efficient set processor) which combines the flexibility of a GPP production process and an appropriate quality standard of (General Purpose Processor) with the speed of an ASIC. each produced unit. The number of industrial vision appli- cations, where real time vision systems are utilized, is con- tinuously rising due to the increasing automation. Assem- Embedded Vision System bly lines, where component parts are manipulated by robot 1. real scene image sensing, AD- CMOS-Imager grippers, require a fast and fault tolerant visual detection conversion and read out of objects. Standard computation hardware like PC-based 2. grey scale image image segmentation platforms with frame grabber boards are often not appro- representation priate for such hard real time vision tasks in embedded sys- 3. raw binary image image enhancement, tems. This is because they meet their limits at frame rates of representation removal of disturbance a few hundreds images per second and show comparatively ASIP FPGA long latency times of a few milliseconds. This is the result 4. improved binary image calculation of of the largely serial working and time consuming process- projections ing chain of these systems. In contrast to that we designed 5.
  • United Health Group Capacity Analysis

    United Health Group Capacity Analysis

    Advanced Technical Skills (ATS) North America zPCR Capacity Sizing Lab SHARE Sessions 7774 and 7785 August 4, 2010 John Burg Brad Snyder Materials created by John Fitch and Jim Shaw IBM 1 © 2010 IBM Corporation Advanced Technical Skills Trademarks The following are trademarks of the International Business Machines Corporation in the United States and/or other countries. AlphaBlox* GDPS* RACF* Tivoli* APPN* HiperSockets Redbooks* Tivoli Storage Manager CICS* HyperSwap Resource Link TotalStorage* CICS/VSE* IBM* RETAIN* VSE/ESA Cool Blue IBM eServer REXX VTAM* DB2* IBM logo* RMF WebSphere* DFSMS IMS S/390* xSeries* DFSMShsm Language Environment* Scalable Architecture for Financial Reporting z9* DFSMSrmm Lotus* Sysplex Timer* z10 DirMaint Large System Performance Reference™ (LSPR™) Systems Director Active Energy Manager z10 BC DRDA* Multiprise* System/370 z10 EC DS6000 MVS System p* z/Architecture* DS8000 OMEGAMON* System Storage zEnterprise ECKD Parallel Sysplex* System x* z/OS* ESCON* Performance Toolkit for VM System z z/VM* FICON* PowerPC* System z9* z/VSE FlashCopy* PR/SM System z10 zSeries* * Registered trademarks of IBM Corporation Processor Resource/Systems Manager The following are trademarks or registered trademarks of other companies. Adobe, the Adobe logo, PostScript, and the PostScript logo are either registered trademarks or trademarks of Adobe Systems Incorporated in the United States, and/or other countries. Cell Broadband Engine is a trademark of Sony Computer Entertainment, Inc. in the United States, other countries, or both and is used under license therefrom. Java and all Java-based trademarks are trademarks of Sun Microsystems, Inc. in the United States, other countries, or both. Microsoft, Windows, Windows NT, and the Windows logo are trademarks of Microsoft Corporation in the United States, other countries, or both.
  • IBM Research Report Proceedings of the IBM Phd Student Symposium at ICSOC 2006

    IBM Research Report Proceedings of the IBM Phd Student Symposium at ICSOC 2006

    RC24118 (W0611-165) November 28, 2006 Computer Science IBM Research Report Proceedings of the IBM PhD Student Symposium at ICSOC 2006 Ed. by: Andreas Hanemann (Leibniz Supercomputing Center, Germany) Benedikt Kratz (Tilburg University, The Netherlands) Nirmal Mukhi (IBM Research, USA) Tudor Dumitras (Carnegie Mellon University, USA) Research Division Almaden - Austin - Beijing - Haifa - India - T. J. Watson - Tokyo - Zurich Preface Service-Oriented Computing (SoC) is a dynamic new field of research, creating a paradigm shift in the way software applications are designed and delivered. SoC technologies, through the use of open middleware standards, enable collab- oration across organizational boundaries and are transforming the information- technology landscape. SoC builds on ideas and experiences from many different fields to produce the novel research needed to drive this paradigm shift. The IBM PhD Student Symposium at ICSOC provides a forum where doc- toral students conducting research in SoC can present their on-going dissertation work and receive feedback from a group of well-known experts. Each presentation is organized as a mock thesis-defense, with a committee of 4 mentors providing extensive feedback and advice for completing a successful PhD thesis. This for- mat is similar to the one adopted by the doctoral symposia associated with ICSE, OOPSLA, ECOOP, Middleware and ISWC. The closing session of the symposium is a panel discussion where the roles are reversed, and the mentors answer the students’ questions about research careers in industry and academia. The symposium agenda also contains a keynote address on writing a good PhD dissertation, delivered by Dr. Priya Narasimhan, Assistant Professor at Carnegie Mellon University and member of the ACM Doctoral Dissertation Committee.
  • Middleware-Based Database Replication: the Gaps Between Theory and Practice

    Middleware-Based Database Replication: the Gaps Between Theory and Practice

    Appears in Proceedings of the ACM SIGMOD Conference, Vancouver, Canada (June 2008) Middleware-based Database Replication: The Gaps Between Theory and Practice Emmanuel Cecchet George Candea Anastasia Ailamaki EPFL EPFL & Aster Data Systems EPFL & Carnegie Mellon University Lausanne, Switzerland Lausanne, Switzerland Lausanne, Switzerland [email protected] [email protected] [email protected] ABSTRACT There exist replication “solutions” for every major DBMS, from Oracle RAC™, Streams™ and DataGuard™ to Slony-I for The need for high availability and performance in data Postgres, MySQL replication and cluster, and everything in- management systems has been fueling a long running interest in between. The naïve observer may conclude that such variety of database replication from both academia and industry. However, replication systems indicates a solved problem; the reality, academic groups often attack replication problems in isolation, however, is the exact opposite. Replication still falls short of overlooking the need for completeness in their solutions, while customer expectations, which explains the continued interest in developing new approaches, resulting in a dazzling variety of commercial teams take a holistic approach that often misses offerings. opportunities for fundamental innovation. This has created over time a gap between academic research and industrial practice. Even the “simple” cases are challenging at large scale. We deployed a replication system for a large travel ticket brokering This paper aims to characterize the gap along three axes: system at a Fortune-500 company faced with a workload where performance, availability, and administration. We build on our 95% of transactions were read-only. Still, the 5% write workload own experience developing and deploying replication systems in resulted in thousands of update requests per second, which commercial and academic settings, as well as on a large body of implied that a system using 2-phase-commit, or any other form of prior related work.
  • Scheduling Many-Task Workloads on Supercomputers: Dealing with Trailing Tasks

    Scheduling Many-Task Workloads on Supercomputers: Dealing with Trailing Tasks

    Scheduling Many-Task Workloads on Supercomputers: Dealing with Trailing Tasks Timothy G. Armstrong, Zhao Zhang Daniel S. Katz, Michael Wilde, Ian T. Foster Department of Computer Science Computation Institute University of Chicago University of Chicago & Argonne National Laboratory [email protected], [email protected] [email protected], [email protected], [email protected] Abstract—In order for many-task applications to be attrac- as a worker and allocate one task per node. If tasks are tive candidates for running on high-end supercomputers, they single-threaded, each core or virtual thread can be treated must be able to benefit from the additional compute, I/O, as a worker. and communication performance provided by high-end HPC hardware relative to clusters, grids, or clouds. Typically this The second feature of many-task applications is an empha- means that the application should use the HPC resource in sis on high performance. The many tasks that make up the such a way that it can reduce time to solution beyond what application effectively collaborate to produce some result, is possible otherwise. Furthermore, it is necessary to make and in many cases it is important to get the results quickly. efficient use of the computational resources, achieving high This feature motivates the development of techniques to levels of utilization. Satisfying these twin goals is not trivial, because while the efficiently run many-task applications on HPC hardware. It parallelism in many task computations can vary over time, allows people to design and develop performance-critical on many large machines the allocation policy requires that applications in a many-task style and enables the scaling worker CPUs be provisioned and also relinquished in large up of existing many-task applications to run on much larger blocks rather than individually.
  • Runtime Monitoring of Web Service Choreographies Using Streaming XML

    Runtime Monitoring of Web Service Choreographies Using Streaming XML

    Runtime Monitoring of Web Service Choreographies Using Streaming XML ∗ Sylvain Hall´e Roger Villemaire University of California, Santa Barbara Universit´edu Qu´ebec `aMontr´eal Department of Computer Science C.P. 8888, Succ. Centre-ville Santa Barbara, CA 9310-65110 Montreal, Canada H3C 3P8 [email protected] [email protected] ABSTRACT web services. Since most web services exchange XML mes- A wide range of web service choreography constraints on sages, one can refer to a recorded trace as an XML “docu- the content and sequentiality of messages can be translated ment” that can be analyzed using standard XML tools, us- into Linear Temporal Logic (LTL). Although they can be ing for example the XML Query Language (XQuery) [19,28]. checked statically on abstractions of actual services, it is However, most works attempting to tap on the resources desirable that violations of these specifications be also de- available in XQuery engines operate in a post mortem fash- tected at runtime. In this paper, we show that, given a ion: an instance of a choreography must be finished be- suitable translation of LTL formulæ into XQuery expres- fore analysis can take place on a complete XML document. sions, such runtime monitoring of choreography constraints While in some cases, a post mortem analysis on recorded is possible by feeding the trace of messages to a streaming traces is appropriate, there exist situations where violations XQuery processor. The forward-only fragment of LTL is in- of a specification must be addressed as soon as they are troduced; it represents the fragment of LTL supported by discovered.
  • Advanced Digital Broadcast Holdings S.A. Annual Report

    Advanced Digital Broadcast Holdings S.A. Annual Report

    ADVANCED DIGITAL BROADCAST HOLDINGS S.A. ANNUAL REPORT 2006 Art Director: Ireneusz Golka Contents To Our Shareholders ……………… 6 Business, Operations and Strategy … 9 Corporate Governance …………… 29 Consolidated Financial Statements … 57 Statutory Financial Statements … 101 2006 : a technology year Business Highlights Revenue growing 5% to US$ 262 million Record half-year revenue at US$ 164.3 million 6 new Set-Top Box customers Hansenet (Germany, IPTV), Island Media (US, Satellite), ITI Neovision (Poland, Satellite), Telefonica O2 Czech Republic (Czech Republic, IPTV), Telecom Project 5 (Russia, Terrestrial), Jazztel (Spain, IPTV) Shift to high-end: HD-MPEG4 products at 20% of 2006 Revenue First significant sales in Americas 6% of the Group’s full-year revenue Long-term strategic partnership with ITI Neovision of Poland encompassing full-fledge collaboration, exclusivity and financial arrangements IPTV up 41%, Satellite up 140%, SW & Services up 220% compensated weak Italian DTT market and technical delays Awarded in Europe’s 500 - Entrepreneurs for Growth ranked 173 of 500 companies selected amongst 28 countries, for having achieved 58% annual compound average growth rate and the creation of more than 190 jobs, primarily in Europe, over 2002-2005 4 o ADB HOLDINGS o ANNUAL REPORT 2006 Strengthening ADB Group : High-End Focus a technology leader IN % OF 2006 DIGITAL TV EQUIPMENT SEGMENT REVENUE HD products in Italian RAI and UK BBC HD trials n MPEG2 SD, Others 62% n MPEG4 SD 16% World’s first hybrid, single-chip, n MPEG4 HD 22% advanced video coding,
  • Web Services, CORBA and Other Middleware

    Web Services, CORBA and Other Middleware

    Web Services, CORBA and other Middleware © Copyright IONA Technologies 2002 Dr. Seán Baker IONA Technologies Web Services For The Integrated Enterprise, OMG Workshop, Munich Feb 2003 Overview • There a number of different types of middleware – So what does Web Services offer? © Copyright IONA Technologies 2002 IONA © Copyright 2 2 Middleware • Middleware enables integration, but there are multiple – competing – choices: –CORBA –J2EE –.NET © Copyright IONA Technologies 2002 IONA © Copyright – Various MoM & EAI proprietary middleware – Web Sevices – the new kid on the block. 3 3 There’s lots of choice • Some based on technical grounds, including: – RPC versus message passing – Java specific versus multi-language – Direct versus indirect communication – Permanent versus occasional connection © Copyright IONA Technologies 2002 IONA © Copyright – Platform versus integration middleware • Some based on personal choice 4 4 Intra-enterprise versus inter-enterprise • Most middleware has been designed for intra- enterprise • Inter-enterprise adds at least two challenges – Firewalls ( & inter-enterprise security in general) © Copyright IONA Technologies 2002 IONA © Copyright – Different middleware may be used at the two ends • As well as different operating system, languages, etc 5 5 Web Services • Aims to address both of these issues – Its protocol is layered on HTTP • So it can flow through a firewall • This “cheat” raises security and other concerns, but ones that need to be addressed in any case – It uses XML to format messages © Copyright IONA
  • A SIMD Microprocessor for Image Processing

    A SIMD Microprocessor for Image Processing

    A SIMD microprocessor for image processing Author: Zhiqiang Qiu Student ID: 20716003 Email: [email protected] Supervisor: Prof. Dr. Thomas Bräunl Computational Intelligence - Information Processing Systems (CIIPS) School of Electrical, Electronic and Computer Engineering The University of Western Australia 1 November 2013 A SIMD microprocessor for image processing Abstract The aim of this project is to design a Single Instruction Multiple Data (SIMD) microprocessor for image processing. Image processing is an important topic in computer science. There are many interesting applications based on image processing, such as stereo matching, 3D object reconstruction and edge detection. The core of image processing is matrix manipulations on the digital image. A digital image captured by a modern digital camera is made up of millions of pixels. The common challenge for most of image processing applications is the amount of data needs to be processed. It will be very slow if each pixel is processed in a sequential order. In addition, general-purpose microprocessors are highly inefficient for image processing due to their complicated internal circuit and large instruction set. One particular solution is to process all pixels simultaneously. A SIMD microprocessor with a simple instruction set can significantly increase the overall processing speed. This project focuses on the development of a SIMD image processor using software simulation. It takes a three step approach. The first step is to improve and further develop our circuit simulation software, Retro. Retro is a powerful circuit design tool with build-in real time graphical simulation. A number of improvements have been made to Retro to fulfil our design requirements.
  • Traffic Management Using Image Processing and Arm Processor

    Traffic Management Using Image Processing and Arm Processor

    International Research Journal of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 07 Issue: 05 | May 2020 www.irjet.net p-ISSN: 2395-0072 TRAFFIC MANAGEMENT USING IMAGE PROCESSING AND ARM PROCESSOR Bhaskar MS1, Nandana CH1, Navya S1, Pooja P1 1Department of ECE, Sai Vidya Institute of Technology, India-560064. ---------------------------------------------------------------------***--------------------------------------------------------------------- Abstract - In this paper, we aim to establish a smart and 2. With the advancement in computer technology, this system efficient traffic surveillance system which monitors the has an advantage of instantaneity, reliability and security. enormous movement of vehicles that cause traffic congestion. 3. It has easy maintenance. Here, we hope to develop a vision-based vehicle detection module that identifies the presence of vehicles and counts The rest of the paper is organized as follows: them. We achieve it with the help of Mali-C52, which is an ARM Section II: System overview based video processor which captures the real time video of Section III: System design and prototype the area of interest (AOI). This video is processed in various stages and is later interfaced with an ARM microcontroller Section IV: Conclusion which controls the traffic. II: SYSTEM OVERVIEW Key Words: Traffic congestion, Vehicle detection, MALI C52, Area of Interest (AOI) In the very first step, we obtain the real time video which is read and converted into images and then frames. This frame I: INTRODUCTION can be processed in a series of steps which are listed below: The rapid growth in the number of vehicles is a key feature of A. VEHICLE DETECTION BY BACKGROUND good economic development.
  • Suchitra Sathyanarayana +1-858-717-2399 Suchi.Sathya@Gmail.Com

    Suchitra Sathyanarayana +1-858-717-2399 [email protected]

    Suchitra Sathyanarayana +1-858-717-2399 [email protected] EDUCATION Doctor of Philosophy Nanyang Technological University, Singapore (Thesis submitted) M.Eng. (by research) Computer Eng., Nanyang Technological University, Singapore [2004-2006] B.Eng. (with Honors) Computer Eng., Nanyang Technological University, Singapore [1999-2003] RESEARCH EXPERIENCE Image Processing Architectures: Responsible for innovating high speed image processing cores by exploiting underlying parallelisms and image symmetries - (i) line feature extractor based on Hough Transform, which gives 1000x speedup; (ii) a novel parallel image rotation engine that achieves order of magnitude speedups especially for high-resolution images; (iii) low-cost pattern recognition system that achieves on-the-fly image rotation using line buffers and recognition using a simplified MLP neural network; (iv) a parallel EZW Wavelet encoding architecture that can be deployed for Haar based image compression systems. Hardware efficient techniques for Vision based Advanced Driver Assistance: As part of my PhD thesis, I developed computationally efficient techniques that detects and classifies various kinds of road markings, including lane markings, arrow markings of different types, zigzag markings, pedestrian markings etc. The proposed techniques are scale-invariant, hardware efficient and robust to complexities in road scenes such as shadows, lighting and weather changes. Vision-based Medical Applications: As part of my M.Eng (by research) thesis, I developed real-time techniques to assess the movements of camera during medical endoscopy. This included methods to infer camera rotations and longitudinal movements using image unrolling and corresponding matching of features. I am also currently involved with another PhD project on vision-based patient monitoring system, using multiple cues such as breathing and movements to infer abnormal patient behavior.
  • Operating System Vs. Middleware

    Operating System Vs. Middleware

    What is Middleware? Application Application Middleware Middleware Operating System Operating System Software that functions as a conversion or translation layer. • It is also a consolidator and integrator. – Custom-programmed middleware solutions have been developed for decades to enable one application to communicate with another that either runs on a different platform or comes from a different vendor or both. • Today, there is a diverse group of products that offer packaged middleware solutions. AP 04/07 Operating System vs. Middleware Application Middleware Operating System AP 04/07 1 The Middleware Layer Distributed Application Distributed Application Middleware API Middleware API Middleware Middleware Operating System API Operating System API Operating System Operating System (Processes, Communication, (Processes, Communication, Memory Management) Memory Management) Network AP 04/07 Purpose and Origin • Middleware is connectivity software that consists of a set of enabling services that allow multiple processes running on one or more machines to interact across a network. • Middleware is essential to migrating mainframe applications to client/server applications and to providing for communication across heterogeneous platforms. – This technology has evolved during the 1990s to provide for interoperability in support of the move to client/server architectures (see Client/Server Software Architectures). • The most widely-publicized middleware initiatives are the – Open Software Foundation's Distributed Computing Environment (DCE), – Object Management Group's Common Object Request Broker Architecture (CORBA), and – Microsoft's COM/DCOM (Component Object Model) AP 04/07 2 Technical Detail • Middleware servi ces are set s of di st rib ut ed soft ware that exist between the application and the operating system and network services on a system node in the network.