DOCSLIB.ORG

Nexgen(Milpitas, California) Adalahsebuahperusahaansemikonduktorpribadiyangdirancangmikroprosesorx86sampaidibelioleha Mdpada Tahun1996[1] Sepertipesaingcyrix

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Nexgen(Milpitas, California) Adalahsebuahperusahaansemikonduktorpribadiyangdirancangmikroprosesorx86sampaidibelioleha Mdpada Tahun1996[1] Sepertipesaingcyrix NexGen(Milpitas, California) adalahsebuahperusahaansemikonduktorpribadiyangdirancangmikroprosesorx86sampaidibeliolehA MDpada tahun1996[1] SepertipesaingCyrix,. NexGenadalahdesain rumahfablessyangdirancangchip, tetapi bergantungpadaperusahaanlainuntuk produksi. ChipNexGen's yangdiproduksiolehdivisiMicroelectronicsIBM. Perusahaaniniyang palingterkenaluntukimplementasiyang unikdariarsitekturx86diprosesor. CPUNexGen's dirancangjauhberbeda denganprosesorlain berdasarkaninstruksix86yang ditetapkanpada saat itu: prosesorakanmenerjemahkankodedirancang untukberjalan padaarsitekturx86berbasisCISCtradisionaluntuk berjalanpadaarsitekturinternalRISCchip. [2] arsitekturyang digunakan dalamchipkemudiansepertiAMDK6, danke manaprosesorx86palinghari inimelaksanakan"hybrid" arsitekturyang samadengan yangdigunakandalamprosesorNexGen's Perusahaan ini didirikan pada tahun 1986 oleh Thampy Thomas, didanai oleh Compaq, ASCII dan Kleiner Perkins. Desain pertamanya adalah ditargetkan pada generasi prosesor 80386. Namun rancangan itu begitu besar dan rumit itu hanya bisa diimplementasikan menggunakan delapan chip bukan hanya satu dan pada saat itu siap, industri tersebut telah pindah ke generasi 80486. Sebuah NexGen Nx586 prosesor Sebuah FPU Nx587 NexGen. desain kedua Its, CPU Nx586, diperkenalkan pada tahun 1994, adalah CPU pertama yang mencoba untuk berkompetisi secara langsung terhadap Intel Pentium, dengan Nx586 P80 nya-dan CPU Nx586- P90. Tidak seperti bersaing chip dari AMD dan Cyrix, yang Nx586 tidak pin-kompatibel dengan Pentium atau chip Intel lainnya dan diperlukan motherboard sendiri NxVL berbasis adat dan chipset. NexGen ditawarkan baik VLB dan PCI untuk motherboard Nx586 chip. Seperti CPU kelas Pentium kemudian dari AMD dan Cyrix, jam untuk jam itu lebih efisien daripada Pentium, sehingga P80 itu berlari pada 75 MHz dan P90 berlari di 83,3 MHz. Sayangnya untuk NexGen, itu diukur kinerjanya relatif terhadap Pentium menggunakan chipset dini; perbaikan termasuk dalam chipset Intel Triton pertama meningkat kinerja Pentium relatif terhadap Nx586 dan NexGen mengalami kesulitan menjaga. Berbeda dengan Pentium, para Nx586 tidak coprocessor- matematika dibangun pada; sebuah Nx587 opsional disediakan fungsi ini. Di kemudian Nx586, sebuah math coprocessor x87 dimasukkan on-chip. [3] Menggunakan modul multichip IBM (MCM) teknologi, NexGen menggabungkan 586 dan 587 mati dalam satu paket. Perangkat baru, yang menggunakan pinout sama seperti pendahulunya, dipasarkan sebagai PF100 Nx586-untuk membedakannya dari-FPU kurang Nx586-P100. Compaq, yang telah mendukung perusahaan finansial, mengumumkan niatnya untuk menggunakan Nx586 dan bahkan memukul nama "Pentium" dari literatur produk, demo, dan kotak, menggantikan "586" moniker, tetapi tidak pernah digunakan secara luas chip NexGen. Ketika chip AMD K5 gagal memenuhi harapan kinerja dan penjualan, AMD membeli NexGen, terutama untuk mendapatkan tim desain dan ikuti Nx586-up desain, yang menjadi dasar bagi AMD K6 sukses secara komersial. Mr Thomas sebelumnya bekerja untuk Elxsi, perusahaan yang minicomputer yang diproduksi berdasarkan prosesor Elxsi. Pada Elxsi Mr Thomas telah bekerja dengan Harold ͞Mac͟ McFarland, dan dua membuat rencana untuk mengembangkan prosesor 68000 yang kompatibel menggunakan teknik mainframe. Start-up baru perusahaan dibiayai oleh investor modal ventura, antara lain Kliener Perkins. Selanjutnya dana berasal dari Compaq, ASCII, Yamaha dan Olivetti. NexGen juga bekerja sama dengan HP dan Fujitsu untuk mendapatkan akses ke teknologi yang sangat dibutuhkan. Pada awalnya desain 68000 kompatibel telah dibayangkan. Baik Thomas dan McFarland memiliki pengetahuan di bidang ini. Ketika mereka mulai bekerja pada prosesor mereka tidak ada spesifikasi 386 publik. Namun, mereka menyadari bahwa dari sudut pandang pemasaran mereka harus mengubah rencana mereka dan meniru 386. Ketika mereka mendapatkan spesifikasi untuk 386 mereka mengubah rencana mereka. Selama tiga tahun perusahaan yang baru didirikan CPU bekerja dalam diam di desain mereka sangat maju. Kemudian pada IEEE Computer Society Konferensi Internasional 1989 (COMPCON 89) tiga makalah diterbitkan: - Thomas Thampy, ͞A Single Cyce Workstation CISC Berbasis VLSI: Tinjauan Sistem dan Karakteristik Kinerja͟. COMPCON 89 - David R. Stiles, Harold L. McFarland, ͞Pipeline Control untuk Pelaksanaan Siklus Single VLSI dari Set Instruksi Komputer Kompleks͟ COMPCON 89 - Atiq Raza, ͞Teknologi Kendala Implementasi Prosesor VLSI͟ COMPCON 89 Makalah ini adalah publikasi pertama dari NexGen tentang apa yang mereka kerjakan, yakni sebuah skalar super, prosesor x86 kompatibel dengan keluar dari aturan pelaksanaan yang dapat digunakan sampai dengan 4 CPU! Setiap tugas ini akan lebih dari cukup untuk satu perusahaan dan NexGen mencoba melakukan semua ini sekaligus. Logikanya tim desain menghadapi banyak masalah dan desain yang dihadapi banyak penundaan. NexGen Nx586 NexGen ingin mendesain CPU berkinerja tinggi menggunakan teknik yang baru dalam bisnis prosesor x86. Kompatibilitas dengan set instruksi x86 adalah salah satu prioritas tertinggi. Jadi banyak pengujian dilakukan untuk memastikan kompatibilitas karena tidak jelas dan lengkapnya dokumentasi x86 Intel. Untuk sampel awal diproduksi oleh Yamaha, terdiri dari 8 chip yang terpisah. Teknik produksi pada waktu itu tidak cukup maju untuk memproduksi desain dalam sebuah chip tunggal. Ada chip Instruksi Decoder (DEC), Alamat Persiapan prosesor (AP), Integer Unit Pelaksana (IEU), numeric prosesor (NP), Memory dan Cache controller (PKS), Instruksi Tag chip (ITAG), Data Tag chip (DTAG ) dan antarmuka Bus (BU). Berawal dari desain tahun 1986 ada ide untuk menggunakan instruksi RISC seperti bukan instruksi CISC yang biasanya digunakan dalam CPU x86. CPU menerjemahkan ini ke dalam instruksi RISC dan membawanya keluar. Hasilnya diterjemahkan kembali dari RISC ke CISC dan dikomunikasikan dengan perangkat. Instruksi RISC seperti ini diterapkan dalam bentuk pseudo-operasi atau-P ops dalam desain NexGen. Ketika Dave Epstein menjadi Wakil Presiden Rekayasa, ia bernama P-ops RISC86 sebagai cara menggambarkan opcode internal. Pada 13 Juni 1994 NexGen mengumumkan kesepakatan dengan IBM. Transistor 3.5million Nx586 dan 700.000 transistor Nx587 akan diproduksi dengan menggunakan proses CMOS IBM 5L. Teknologi ini menghasilkan silikon CMOS 0,5 mikron dengan lapisan logam 5 interkoneksi pada tanggal 8 wafer inci. IBM juga akan paket core CPU dan FPU menggunakan teknologi ͚flip chip͛ C4 sendiri. Dengan volume produksi kesepakatan dapat dimulai dan tanggal pengiriman ditetapkan untuk Q4 tahun itu. NexGen Nx587 Para Nx587 adalah prosesor numeric (co-prosesor) untuk Nx586 dan melakukan perhitungan floating point. Awalnya NexGen outsourcing perkembangan FPU di K & T. Dalam pertukaran untuk beberapa saham di NexGen C & T akan desain logika untuk Nx587. Sayangnya C & T gagal mengembangkan bagian kerja dalam waktu yang telah disepakati. Pada saat itu memperkenalkan Nx586 Nx587 masih belum selesai. Pada akhirnya, Nx587 menjadi chip besar yang tidak dapat terintegrasi dengan mati Nx586. The Nx587 akan diproduksi sebagai sebuah chip terpisah yang dapat dipasang pada socket khusus pada motherboard. Beberapa Nx587 chip yang diproduksi, tetapi mereka tidak pernah dijual. Solusi awal dengan chip separte dan soket khusus pada motherboard akan terlalu mahal untuk diterapkan. Sebaliknya co- prosesor dikemas bersama dengan mati Nx586 pada Multi Chip Module (MCM). The Pf Nx586 mana Processor dan co-prosesor yang dikemas bersama-sama pada satu chip diperkenalkan pada November 1995. Awalnya NexGen mengumumkan CPU Nx586 dan coprocessor Nx587 dengan kecepatan 60MHz dan 66MHz. CPU tidak pin-compatible dengan CPU Intel, itu 463 pin dan digunakan chipset NexGen͛s NxVL sendiri. Sebagai referensi, Intel Pentium memiliki 296 pin. Departemen pemasaran NexGen sangat sibuk memperoleh dukungan dalam bisnis PC untuk Nx586. Pada April NexGen mengumumkan kesepakatan dengan 11 produsen PC di Amerika Serikat dan Taiwan. Banyak produsen dan distributor baru OEM diikuti kemudian pada tahun 1994, namun tidak ada pemain besar seperti Compaq, IBM atau Dell bisa dikontrak untuk menggunakan Nx586 dalam sistem mereka. Pada bulan September 1994 NexGen siap untuk memulai Nx586. Pada saat itu pemandangan prosesor x86 telah berubah drastis. Intel telah merilis Pentium dan kecepatan clock sudah sampai 100MHz. NexGen mengubah strategi untuk CPU dan memperkenalkan berbagai kecepatan nilai: Nx586-P75, Nx586-P80, Nx586-P90 dan Nx586-P100. Kecepatan awal dan 66MHz 60MHz diumumkan Maret 1994 tidak pernah dirilis. Juga Nx587 tidak akan pernah dirilis, solusi soket dua ternyata tidak praktis. Sebaliknya NexGen mengumumkan bahwa mereka akan merilis Nx586 dengan Nx587 dalam satu modul multichip (MCM) paket. Compaq didukung NexGen finansial sejak tahun 1990, tetapi tidak pernah menggunakan Nx586 untuk PC-nya. Tetapi pada bulan April 1995 Compaq mengumumkan akan memperkenalkan PC desktop dibangun dengan mikroprosesor NexGen͛s 586. NexGen menghentikan Nx586 P75 dan P80 sekitar Agustus 1995. Permintaan telah bergeser ke bagian kinerja yang lebih tinggi dan NexGen membutuhkan kapasitas untuk peluncuran terdekat dari P120 baru dan P133. Harga sekali lagi dikurangi dari $ 299 ke $ 245 untuk P90 dan dari $ 399 sampai $ 340 untuk P100 ini. Dalam waktu yang berarti NexGen masih berusaha menutup transaksi tambahan untuk pembuatan motherboard dan chipset. motherboard tinggal untuk hanya diproduksi oleh Alaris dan chipset oleh Fujitsu. Pada konferensi delapan tahunan Mikroprosesor Forum pada bulan
Load more

Recommended publications
  • P6 Underscores Intel's Lead: 2/16/95
    MICROPROCESSOR REPORT MICROPROCESSOR REPORT THE INSIDERS’ GUIDE TO MICROPROCESSOR HARDWARE VOLUME 9 NUMBER 2 FEBRUARY 16, 1995 P6 Underscores Intel’s Lead Sets New x86 Performance Standard, Thrusts into Server Market by Linley Gwennap Accelerating the Generational Pace While its competitors struggle to complete their The P6 is the first fruit of Intel’s effort to double its Pentium-class chips, Intel is well on the way to deliver- pace of processor generations. In the past, new x86 pro- ing its next-generation P6 processor. Looking under the cessor cores have rolled out every four years or so from hood (see page 9), we see that the microarchitecture of what was essentially a single design team at Intel’s main the P6 is not that different from the design of AMD’s K5 facility in Santa Clara (California). The P6 is the first or even NexGen’s 586. From the user’s perspective, x86 processor core from the company’s Hillsboro (Ore- though, the difference is clear: the first P6 should out- gon) team, which had previously focused on i960 chips. perform its competitors by about 50% on typical applica- The P6 project began in late 1991, several months before tions, based on initial performance estimates. the first tape out of the Pentium processor. Intel estimates that the P6 will deliver 200 SPEC- The decision to start a second x86 design center int92 at 133 MHz, the target frequency of the initial im- shows excellent foresight. Without the P6, Intel’s high plementation, although it has not yet announced any end throughout 1996 would have been limited to 150- specific P6 products.
    [Show full text]
  • Advanced Micro Devices (AMD)
    Strategic Report for Advanced Micro Devices, Inc. Tad Stebbins Andrew Dialynas Rosalie Simkins April 14, 2010 Advanced Micro Devices, Inc. Table of Contents Executive Summary ............................................................................................ 3 Company Overview .............................................................................................4 Company History..................................................................................................4 Business Model..................................................................................................... 7 Market Overview and Trends ...............................................................................8 Competitive Analysis ........................................................................................ 10 Internal Rivalry................................................................................................... 10 Barriers to Entry and Exit .................................................................................. 13 Supplier Power.................................................................................................... 14 Buyer Power........................................................................................................ 15 Substitutes and Complements............................................................................ 16 Financial Analysis ............................................................................................. 18 Overview ............................................................................................................
    [Show full text]
  • Computer Architectures an Overview
    Computer Architectures An Overview PDF generated using the open source mwlib toolkit. See http://code.pediapress.com/ for more information. PDF generated at: Sat, 25 Feb 2012 22:35:32 UTC Contents Articles Microarchitecture 1 x86 7 PowerPC 23 IBM POWER 33 MIPS architecture 39 SPARC 57 ARM architecture 65 DEC Alpha 80 AlphaStation 92 AlphaServer 95 Very long instruction word 103 Instruction-level parallelism 107 Explicitly parallel instruction computing 108 References Article Sources and Contributors 111 Image Sources, Licenses and Contributors 113 Article Licenses License 114 Microarchitecture 1 Microarchitecture In computer engineering, microarchitecture (sometimes abbreviated to µarch or uarch), also called computer organization, is the way a given instruction set architecture (ISA) is implemented on a processor. A given ISA may be implemented with different microarchitectures.[1] Implementations might vary due to different goals of a given design or due to shifts in technology.[2] Computer architecture is the combination of microarchitecture and instruction set design. Relation to instruction set architecture The ISA is roughly the same as the programming model of a processor as seen by an assembly language programmer or compiler writer. The ISA includes the execution model, processor registers, address and data formats among other things. The Intel Core microarchitecture microarchitecture includes the constituent parts of the processor and how these interconnect and interoperate to implement the ISA. The microarchitecture of a machine is usually represented as (more or less detailed) diagrams that describe the interconnections of the various microarchitectural elements of the machine, which may be everything from single gates and registers, to complete arithmetic logic units (ALU)s and even larger elements.
    [Show full text]
  • Modern Processor Design: Fundamentals of Superscalar
    Fundamentals of Superscalar Processors John Paul Shen Intel Corporation Mikko H. Lipasti University of Wisconsin WAVELAND PRESS, INC. Long Grove, Illinois To Our parents: Paul and Sue Shen Tarja and Simo Lipasti Our spouses: Amy C. Shen Erica Ann Lipasti Our children: Priscilla S. Shen, Rachael S. Shen, and Valentia C. Shen Emma Kristiina Lipasti and Elias Joel Lipasti For information about this book, contact: Waveland Press, Inc. 4180 IL Route 83, Suite 101 Long Grove, IL 60047-9580 (847) 634-0081 info @ waveland.com www.waveland.com Copyright © 2005 by John Paul Shen and Mikko H. Lipasti 2013 reissued by Waveland Press, Inc. 10-digit ISBN 1-4786-0783-1 13-digit ISBN 978-1-4786-0783-0 All rights reserved. No part of this book may be reproduced, stored in a retrieval system, or transmitted in any form or by any means without permission in writing from the publisher. Printed in the United States of America 7 6 5 4 3 2 1 Table of Contents PrefaceAbout the Authors x ix 1 Processor Design 1 1.1 The Evolution of Microprocessors 2 1.21.2.1 Instruction Digital Set Systems Processor Design Design 44 1.2.2 Architecture,Realization Implementation, and 5 1.2.3 Instruction Set Architecture 6 1.2.4 Dynamic-Static Interface 8 1.3 Principles of Processor Performance 10 1.3.1 Processor Performance Equation 10 1.3.2 Processor Performance Optimizations 11 1.3.3 Performance Evaluation Method 13 1.4 Instruction-Level Parallel Processing 16 1.4.1 From Scalar to Superscalar 16 1.4.2 Limits of Instruction-Level Parallelism 24 1.51.4.3 Machines Summary for Instruction-Level
    [Show full text]
  • A Dynamic Structural Analysis of the PC Microprocessor Industry
    A Dynamic Structural Analysis of the PC Microprocessor Industry by Brett Russell Gordon Submitted in Partial Fulfillment of the Requirements for the Degree of Doctor of Philosophy in Economics Tepper School of Business Carnegie Mellon University May 2007 Dissertation Committee: Professor Ronald L. Goettler (co-chair) Professor Kannan Srinivasan (co-chair) Professor Dennis Epple Professor Holger Sieg Professor Vishal Singh Abstract In durable goods markets, sellers face a dynamic trade-off: more units sold today come at the expense of selling more units tomorrow. Buyers face a similar dynamic trade-off: should they purchase a new product today or retain their existing product and purchase a poten- tially better product tomorrow? These issues lay at the heart of durable goods markets - especially those involving high-tech products - yet relatively little research addresses them from an empirical perspective. To that end, this dissertation provides a dynamic structural analysis of demand and competition within the context of the PC microprocessor industry. This industry is particularly interesting because it is a duopoly that has experienced intense technological and price competition. First, I estimate a model of dynamic demand that allows for both product adoption and replacement decisions when consumers are uncertain about future product price and qual- ity. In the absence of panel data, I show how to infer replacement from a combination of aggregate data. The results show that heterogeneity in replacement behavior provides an opportunity for firms to tailor their product introduction and pricing strategies by targeting specific consumer replacement segments. Second, I extend this analysis to construct an equilibrium model of dynamic oligopoly with durable goods and endogenous innovation.
    [Show full text]
  • The X86 Is Dead. Long Live the X86!
    the x86 is dead. long live the x86! CC3.0 share-alike attribution copyright c 2013 nick black with diagrams by david kanter of http://realworldtech.com “Upon first looking into Intel’s x86” that upon which we gaze is mankind’s triumph, and we are its stewards. use it well. georgia tech ◦ summer 2013 ◦ cs4803uws ◦ nick black The x86 is dead. Long live the x86! Why study the x86? Used in a majority of servers, workstations, and laptops Receives the most focus in the kernel/toolchain Very complex processor, thus large optimization space Excellent documentation and literature Fascinating, revealing, lengthy history Do not think that x86 is all that’s gone on over the past 30 years1. That said, those who’ve chased peak on x86 can chase it anywhere. 1Commonly expressed as “All the world’s an x86.” georgia tech ◦ summer 2013 ◦ cs4803uws ◦ nick black The x86 is dead. Long live the x86! In the grim future of computing there are 10,000 ISAs Alpha + BWX/FIX/CIX/MVI SPARC V9 + VIS3a AVR32 + JVM JVMb CMS PTX/SASSc PA-RISC + MAX-2 TILE-Gxd SuperH ARM + NEONe i960 Blackfin IA64 (Itanium) PowerISA + AltiVec/VSXf MIPS + MDMX/MIPS-3D MMIX IBMHLA (s390 + z) a Most recently the “Oracle SPARC Architecture 2011”. b m68k Most recently the Java SE 7 spec, 2013-02-28. c Most recently the PTX ISA 3.1 spec, 2012-09-13. VAX + VAXVA d TILE-Gx ISA 1.2, 2013-02-26. e z80 / MOS6502 ARMv8: A64, A32, and T32, 2011-10-27. f MIX PowerISA v.2.06B, 2010-11-03.
    [Show full text]
  • Test Report for Single Event Effects of the 80386DX M=Croprocessor
    JPL Publication 93-12 Test Report for Single Event Effects of the 80386DX M=croprocessor R. Kevin Watson Harvey R. Schwartz Donald K. Nichols February 15, 1993 tU/ A National Aeronautics and Space Administration Jet Propulsion Laboratory California Institute of Technology Pasadena, California The research described in this publication was carried out by the Jet Propulsion Laboratory, California Institute of Technology, under a contract with the National Aeronautics and Space Administration. Funding from this support came from Code QR, Reliability, Maintainability, and Quality Assurance, for the Microelectronics Space Radiation Effects Program. Reference herein to any specific commercial product, process, or service by trade name, trademark, manufacturer, or otherwise, does not constitute or imply its endorsement by the United States Government or the Jet Propulsion Laboratory, California Institute of Technology. Table of Contents Introduction......................................................................................................1 80386DX Overview and Background ..............................................................2 Modes ofOperation..........................................................................................3 Test Philosophy................................................................................................4 "AOK Circuit"forRegisterTests.....................................................................5 DUT Card and Test System Overview............................................................5
    [Show full text]
  • Nx587m Roaling Point Coprocessor Databook
    Nx586™ Processor and Nx587M Roaling Point Coprocessor Databook PRELIMINARY March 4, 1994 PROPRIETARY and CONFIDENTIAL COPYING is FORBIDDEN NexGen11l Microproducts, Inc. 1623 Buckeye Drive Milpitas, CA 95035 Order # NxDOC-DB001-01-W NexGen, Nx586, Nx587, RISC86, NexBus, NxPCI, and NxVL are trademarks of NexGen Microproducts, Inc. NOTICE: THESE MATERIALS ARE PROPRIETARY TO NEXGEN AND ARE PROVIDED PURSUANT TO A CONFIDENTIALITY AGREEMENT FOR YOUR EVALUATION ONLY. ANY VIOLATION IS SUBJECT TO LEGAL ACTION. Copyright © 1993,1994 by NexGen Microproducts, Inc. The goal of this databook is to enable our customers to make informed purchase decisions and to design systems around our described products. Every effort is made to provide accurate information in support of these goals. However, representations made by this databook are not intended to describe the internal logic and physical design. Wherever product internals are discussed, the information should be construed as conceptual in nature. No presumptions should be made about the internal design based on this document. Information about the internal design ofNexGen products is provided via nondisclosure agreement (liNDA ") on a need to know basis. The material in this document is for information only and is subject to change without notice. NexGen reserves the right to make changes in the product specification and design without reservation and without notice to its users. THIS DOCUMENT DOES NOT CONSTITUTE A WARRAN1Y OF ANY KIND WITH RESPECT TO THE NEXGEN INC. PRODUCTS, AND NEXGEN INC. SHALL NOT BE LIABLE FOR ANY ERRORS THAT APPEAR IN THIS DOCUMENT. All purchases of NexGen products shall be subject to NexGen's standard terms and conditions of sale.
    [Show full text]
  • AMD64 Architecture Programmer's Manual, Volume 2, System
    AMD64 Technology AMD64 Architecture Programmer’s Manual Volume 2: System Programming Publication No. Revision Date 24593 3.11 December 2005 Advanced Micro Devices AMD64 Technology 24593—Rev. 3.11—December 2005 © 2002–2005 Advanced Micro Devices, Inc. All rights reserved. The contents of this document are provided in connection with Advanced Micro Devices, Inc. (“AMD”) products. AMD makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this publication. Except as set forth in AMD’s Standard Terms and Conditions of Sale, AMD assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular pur- pose, or infringement of any intellectual property right. AMD’s products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of AMD’s product could create a situation where personal injury, death, or severe property or environmental damage may occur. AMD reserves the right to discontinue or make changes to its products at any time without notice. Trademarks AMD, the AMD Arrow logo, AMD Athlon, AMD Opteron and combinations thereof, 3DNow!, nX586, and nX686 are trademarks, and AMD-K6 is a registered trademark of Advanced Micro Devices, Inc.
    [Show full text]
  • Nx586 Processor Recognition Application Note
    Nx586â Processor Recognition Application Note PRELIMINARY INFORMATION , Incorporated. 1623 Buckeye Drive Milpitas, CA 95035 ORDER # 754006-02 Copyright © 1994, 1995 by NexGen, Inc. The goal of this databook is to enable our customers to make informed purchase decisions and to design systems around our described products. Every effort is made to provide accurate information in support of these goals. However, representations made by this databook are not intended to describe the internal logic and physical design. Wherever product internals are discussed, the information should be construed as conceptual in nature. No presumptions should be made about the internal design based on this document. Information about the internal design of NexGen products is provided via nondisclosure agreement ("NDA") on a need to know basis. The material in this document is for information only and is subject to change without notice. NexGen reserves the right to make changes in the product specification and design without reservation and without notice to its users. THIS DOCUMENT DOES NOT CONSTITUTE A WARRANTY OF ANY KIND WITH RESPECT TO THE NEXGEN INC. PRODUCTS, AND NEXGEN INC. SHALL NOT BE LIABLE FOR ANY ERRORS THAT APPEAR IN THIS DOCUMENT. All purchases of NexGen products shall be subject to NexGen's standard terms and conditions of sale. THE WARRANTIES AND REMEDIES EXPRESSLY SET FORTH IN SUCH TERMS AND CONDITIONS SHALL BE THE SOLE WARRANTIES AND THE BUYER'S SOLE AND EXCLUSIVE REMEDIES, AND NEXGEN INC. SPECIFICALLY DISCLAIMS ANY AND ALL OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING THE IMPLIED WARRANTIES OF FITNESS FOR A PARTICULAR PURPOSE, AGAINST INFRINGEMENT AND OF MERCHANTABILITY.
    [Show full text]
  • X87 X87 Is a Floating Point-Related Subset of the X86 Architecture Instruction Set
    x87 x87 is a floating point-related subset of the x86 architecture instruction set. It originated as an extension of the 8086 instruction set in the form of optional floating point coprocessors that worked in tandem with corresponding x86 CPUs. These microchips had names ending in "87". Like other extensions to the basic instruction set, x87-instructions are not strictly needed to construct working programs, but provide hardware and microcode implementations of common numerical tasks, allowing these tasks to be performed much faster than corresponding machine code routines can. The x87 instruction set includes instructions for basic floating point operations such as addition, subtraction and comparison, but also for more complex numerical operations, such as the computation of the tangent function and its inverse, for example. Most x86 processors since the Intel 80486 have had these x87 instructions implemented in the main CPU but the term is sometimes still used to refer to that part of the instruction set. Before x87 instructions were standard in PCs, compilers or programmers had to use rather slow library calls to perform floating-point operations, a method that is still common in (low-cost) embedded systems. Description The x87 registers form an 8-level deep non-strict stack structure ranging from ST(0) to ST(7) with registers that can be directly accessed by either operand, using an offset relative to the top, as well as pushed and popped. (This scheme may be compared to how a stack frame may be both pushed, popped and indexed.) There are instructions to push, calculate, and pop values on top of this stack; monadic operations (FSQRT, FPTAN etc.) then implicitly address the topmost ST(0) while dyadic operations (FADD, FMUL, FCOM, etc.) implicitly address ST(0) and ST(1).
    [Show full text]
  • Full Administrator's Guide
    Ahsay Universal Backup System v8 Administrator’s Guide Ahsay Systems Corporation Limited 22 January 2019 www.ahsay.com Ahsay Universal Backup System Administrator’s Guide Ahsay Universal Backup System Administrator’s Guide Copyright Notice © 2019 Ahsay Systems Corporation Limited. All rights reserved. The use and copying of this product is subject to a license agreement. Any other use is prohibited. No part of this publication may be reproduced, transmitted, transcribed, stored in a retrieval system or translated into any language in any form by any means without prior written consent of Ahsay Systems Corporation Limited Information in this manual is subject to change without notice and does not represent a commitment on the part of the vendor, Ahsay Systems Corporation Limited does not warrant that this document is error free. If you find any errors in this document, please report to Ahsay Systems Corporation Limited in writing. This product includes software developed by the Apache Software Foundation (http://www.apache.org/). Trademarks Ahsay, Ahsay Cloud Backup Suite, Ahsay Online Backup Suite, Ahsay Offsite Backup Server, Ahsay Online Backup Manager, Ahsay A-Click Backup, Ahsay Replication Server, Ahsay BackupBox Firmware, Ahsay Universal Backup System, Ahsay NAS Client Utility are trademarks of Ahsay Systems Corporation Limited. Amazon S3 is registered trademark of Amazon Web Services, Inc. or its affiliates. Apple and Mac OS X are registered trademarks of Apple Computer, Inc. Dropbox is registered trademark of Dropbox Inc. Google Cloud Storage and Google Drive are registered trademarks of Google Inc. Lotus, Domino, Notes are registered trademark of IBM Corporation. Microsoft, Windows, Microsoft Exchange Server, Microsoft SQL Server, Microsoft Hyper-V, Microsoft Azure, One Drive and One Drive for Business are registered trademarks of Microsoft Corporation.
    [Show full text]