DOCSLIB.ORG

Dell EMC Poweredge R740xd2 Technical Guide

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Dell EMC Poweredge R740xd2 Technical Guide Dell EMC PowerEdge R740xd2 Technical Guide June 2021 Rev. A08 Notes, cautions, and warnings NOTE: A NOTE indicates important information that helps you make better use of your product. CAUTION: A CAUTION indicates either potential damage to hardware or loss of data and tells you how to avoid the problem. WARNING: A WARNING indicates a potential for property damage, personal injury, or death. © 2017 - 2021 Dell Inc. or its subsidiaries. All rights reserved. Dell, EMC, and other trademarks are trademarks of Dell Inc. or its subsidiaries. Other trademarks may be trademarks of their respective owners. 1 Product overview Topics: • Introduction • New technologies Introduction The Dell EMC PowerEdge R740xd2 helps you plan for future growth with large internal storage and cost-efficient drive capacities. Deliver two-socket compute performance with flash and fast networking options to meet streaming demands. Simplify management of large data sets with automated administration and front-serviceable drives. The R740xd2 lets you keep your data safely on-premise with built-in security, even as you scale capacity. The R740xd2 is Dell EMC's latest 2-socket, 2U rack server designed to run data-heavy workloads using scalable memory, I/O, and network options. The systems feature the 2nd Generation Intel® Xeon® Processor Scalable Family, up to 16 DIMMs, PCIe 3.0 enabled expansion slots, and a choice of OCP technologies. New technologies The following table shows new technologies incorporated in the PowerEdge R740xd2: Table 1. New technologies Technology Detailed Description 2nd Generation Intel® Xeon® The 2nd Generation Intel® Xeon® processor scalable family has advanced features Processor Scalable Family that deliver exceptional performance and value. See the processors section for more information . Intel® C621 Chipset Series The R740xd2 incorporates the Intel® Platform Controller Hub (PCH) chip. See the chipset section for more information. 2666 MT/s DDR4 Memory The Intel® Xeon® processor scalable family support 2666 MT/s memory. The R740xd2 supports two DIMMs per channel at 2666 MT/s with these processors. See the memory section for more information. iDRAC9 w/ Lifecycle Controller The embedded systems management solution for Dell EMC Servers features hardware and firmware inventory and alerting, in- depth memory alerting, faster performance, a dedicated gigabit port and many more features. Product overview 3 2 Product features Topics: • Product specifications Product specifications The following table shows the technical specifications of the PowerEdge R740xd2: Table 2. Product Specifications Features Specifications Form Factor 2U Scalability (Sockets) 2 sockets Processors 2nd Generation Intel® Xeon® Scalable processor server CPU Processor TDP Up to 140W Processor Cores Up to 22 Chipset Intel® C621 chipset VGA Embedded in BMC (integrated VGA chip) Memory technology 8GB/16GB/32GB/64GB DDR4 DIMMs per socket (total DIMMs) 16 DIMM slots DIMM Type RDIMM Memory Bandwidth 2666 MT/s PCIe slots Up to 5 x Gen3 slots (3 x16 + 2 x4) PCIe Gen Gen 3 Power supplies ● Platinum: 750W or 1100W ● HVDC: 750W or 1100W hot plug power supplies with full redundancy option ● Mixed mode: 750W AC and DC ● 6 fans with N +1 redundancy USB Front 2 x USB 2.0 : Micro USB iDRAC x1 + 1 x USB 2.0 USB Rear 2 x USB 3.0 USB Internal 1 x USB 3.0 Serial Port Yes Video Yes, 1x standard VGA (Rear) SATA ports (from PCH) Up to 12 SATA ports. 2 rear drives onboard SATA Support Disk Drives ● 3.5" hard disk drives/2.5" SSD drives with 3.5" carrier, hot pluggable ● Front drive bays: Up to 24 x 3.5” SAS/ SATA (HDD) max 384TB, or up 16 x 3.5” SAS/SATA (HDD) plus up to 8 x 2.5” SAS (SSD) max 317.44TB ● Rear drive bays: Up to 2 x 3.5” SAS SATA (HDD) max 32TB or up to 2 x 2.5” SAS (SSD) drives max 15.36TB 4 Product features Table 2. Product Specifications (continued) Features Specifications Storage controllers ● Internal Controllers: PERC H730P, H330 ● Software RAID (SWRAID): S140 ● Boot Optimized Storage Subsystem: HWRAID 2 x M.2 SSDs, 240GB or 480GB ● 12Gbps SAS HBAs (non-RAID): Internal - HBA330 Optical Drive Optional external USB DVD-ROM Embedded Management (Remote) iDRAC9 with Lifecycle Controller Systems Management OpenManage, iDRAC Product features 5 3 Chassis views and features Topics: • Front view of the system • Rear view of the system • Inside the system Front view of the system Figure 1. Front view of 24 x 3.5-inch drive system 1. Left control panel 2. Drives (12) 3. Right control panel 4. Right release latch 5. Left release latch For more information, see the Dell EMC PowerEdge R740xd2 on the product documentation page. Rear view of the system Figure 2. Back panel features of 2 x 3.5-inch (rear) drive system with low-profile risers 1. Serial port 2. Drives (2) 6 Chassis views and features 3. Low-profile riser 1 (slot 2) 4. Low-profile riser 2 (slot 3) 5. Power supply unit (PSU 1) 6. Information tag 7. Power supply unit (PSU 2) 8. LOM ethernet port (2) 9. Ethernet port (Gb1) 10. Ethernet port (Gb2) 11. USB 3.0 port (2) 12. iDRAC9 dedicated network port 13. VGA port 14. System identification button Figure 3. Back panel features of 2 x 3.5-inch (rear) drive system with full-height riser 1. Serial port 2. Drive (2) 3. Full-height riser slot (slot 2) 4. Power supply unit (PSU 1) 5. Information tag 6. Power supply unit (PSU 2) 7. LOM ethernet port (2) 8. Ethernet port (Gb1) 9. Ethernet port (Gb2) 10. USB 3.0 port (2) 11. iDRAC9 dedicated network port 12. VGA port 13. System identification button Figure 4. Back panel features of system with butterfly riser 1. Serial port 2. Butterfly riser full-height (slot 2) 3. Butterfly riser low-profile (slot 3) 4. Low-profile PCIe expansion card (slot 4) 5. Low-profile PCIe expansion card (slot 5) 6. Low-profile PCIe expansion card (slot 6) 7. Power supply unit (PSU 1) 8. Information tag 9. Power supply unit (PSU 2) 10. LOM ethernet port (2) 11. Ethernet port (Gb1) 12. Ethernet port (Gb2) 13. USB 3.0 port (2) 14. iDRAC9 dedicated network port 15. VGA port 16. System identification button Chassis views and features 7 Figure 5. Back panel features of system without risers 1. Serial port 2. Low-profile PCIe expansion card (slot 4) 3. Low-profile PCIe expansion card (slot 5) 4. Low-profile PCIe expansion card (slot 6) 5. Power supply unit (PSU 1) 6. Information tag 7. Power supply unit (PSU 2) 8. LOM ethernet port (2) 9. Ethernet port (Gb1) 10. Ethernet port (Gb2) 11. USB 3.0 port (2) 12. iDRAC9 dedicated network port 13. VGA port 14. System identification button For more information, see the Dell EMC PowerEdge R740xd2 on the product documentation page. Inside the system NOTE: Components that are hot swappable are marked orange and touch points on the components are marked blue. 8 Chassis views and features Figure 6. Inside the system without rear drive cage Chassis views and features 9 Figure 7. Inside the system with rear drive cage 1. Information tag 2. Drive backplane 3. Cooling fans 4. Memory module 5. CPU 1 6. CPU 2 socket 7. System board 8. LOM riser card 9. Internal PERC riser 10. Air shroud 11. Butterfly riser 12. Air shroud (24 x 3.5 inch + 2 x 3.5 inch rear hard drive system) 13. Low profile riser right 14. Low profile riser left 15. Drive cage (rear) 10 Chassis views and features 4 Processor Topics: • Processor features • Supported processors • Chipset Processor features The 2nd Generation Intel Xeon Processor Scalable Family provides the foundation for a powerful datacenter platform. It is the most advanced compute core featuring a new core micro architecture optimized to accelerate a wide range of compute workloads. The key features are as follows: ● Higher Per-Core Performance: Up to 28 cores (22 cores with R740xd2), delivery high performance and scalability for compute-intensive workloads across compute, storage & network usages. 2nd Generation Intel Xeon Scalable Processors can offer even greater core or frequencies, or both. ● Greater Memory Bandwidth/Capacity: 50% increased memory bandwidth and capacity. 6 memory channels vs. 4 memory channels of previous generation for memory intensive workloads. ● Expanded I/O: 48 lanes of PCIe 3.0 bandwidth and throughput for demanding I/O-intensive workloads. ● Intel Ultra Path Interconnect (UPI): Up to three Intel UPI channels increase scalability of the platform to as many as eight sockets, as well as improves inter-CPU bandwidth for I/O intensive workloads. ● Intel Advanced Vector Extensions 512 (Intel AVX-512) with a single AVX512 fused multiply add (FMA) execution units. SKUs which support Advanced RAS enable a 2nd FMA execution unit. ● Security without Compromise: Near-zero encryption overhead enables higher performance on all secure data transactions with enhanced hardware mitigation. ● Intel Deep Learning Boost: Accelerate data-intensive workloads within the CPU with inferencing capabilities. Supported processors Table 3. Supported Processors for R740xd2 (including 1st and 2nd Generation Intel Xeon Scalable processors) Medal Processor Frequency Cores Cache (M) UPI (GT/s) Turbo TDP (W) (GHz) Gold 6230 2.1 20 27.5 10.4 Y 125 Gold 6226 2.7 12 19.25 10.4 Y 125 Gold 6152 2.1 22 30 10.4 Y 140 Gold 6140 2.3 18 25 10.4 Y 140 Gold 6130 2.1 16 22 10.4 Y 125 Gold 5220 2.2 18 24.75 10.4 Y 125 Gold 5218R 2.1 20 27.5 10.4 Y 125 Gold 5218 2.3 16 22 10.4 Y 105 Gold 5217 3 8 11 10.4 Y 115 Gold 5215 2.5 10 13.75 10.4 Y 85 Gold 5120 2.2 14 19 10.4 Y 105 Processor 11 Table 3.
Load more

Recommended publications
  • Timing Circuit Design in High Performance DRAM
    Chapter 11 Timing Circuit Design in High Performance DRAM Feng (Dan) Lin Abstract The need for high performance dynamic random access memory (DRAM) becomes a pressing concern with processor speeds racing into the multi-gigahertz range. For a high performance computing system, such as high-end graphics cards or game consoles, memory bandwidth is one of the key limitations. One way to address this ever increasing bandwidth requirement is by increasing the data transfer rate. As the I/O speed jumps up, precise timing control becomes critical and challenge with variations and limitations in nano-scaled DRAM processes. In this chapter, we will explore two most important timing circuits used in high performance DRAM: clock distribution network (CDN) and clock synchronization circuits (CSC). Keywords Memory interface • DRAM • Memory bandwidth • Clock distribu- tion network (CDN) • Clock synchronization circuit (CSC) • Source-synchronous • Analog phase generator (APG) • De-skewing • Duty-cycle correction (DCC) Delay-locked loop (DLL) • 3D integration 11.1 Introduction 11.1.1 Memory Interface A typical memory system, shown in Fig. 11.1, generally includes a memory control- ler, DRAM devices and memory channels between them. As part of the DRAM device, memory interface serves as a gateway between the external world and internal periphery logics (i.e. array interface and command and address logic). The state-of-art memory interface may include data transceivers, SERDES (serializer/deserializer), F. Lin (*) Senior Member of Technical Staff, Micron Technology, Inc. e-mail: [email protected] K. Iniewski (ed.), CMOS Processors and Memories, 337 Analog Circuits and Signal Processing, DOI 10.1007/978-90-481-9216-8_11, © Springer Science+Business Media B.V.
    [Show full text]
  • Table of Contents Table of Contents
    Table of Contents Table of Contents UNITED STATES SECURITIES AND EXCHANGE COMMISSION Washington, D.C. 20549 Form 10-K (Mark One) ANNUAL REPORT PURSUANT TO SECTION 13 OR 15(d) OF THE SECURITIES EXCHANGE ACT OF 1934 For the fiscal year ended December 31, 2010 or TRANSITION REPORT PURSUANT TO SECTION 13 OR 15(d) OF THE SECURITIES EXCHANGE ACT OF 1934 For the transition period from to Commission file number: 000-22339 RAMBUS INC. (Exact name of registrant as specified in its charter) Delaware 94 -3112828 (State or other jurisdiction of (I.R.S. Employer incorporation or organization) Identification Number) 1050 Enterprise Way, Suite 700 94089 Sunnyvale, California (Zip Code) (Address of principal executive offices) Registrant’s telephone number, including area code: (408) 462-8000 Securities registered pursuant to Section 12(b) of the Act: Title of Each Class Name of Each Exchange on Which Registered Common Stock, $.001 Par Value The NASDAQ Stock Market LLC (The NASDAQ Global Select Market) Securities registered pursuant to Section 12(g) of the Act: None Indicate by check mark if the registrant is a well-known seasoned issuer, as defined in Rule 405 of the Securities Act. Yes No Indicate by check mark if the registrant is not required to file reports pursuant to Section 13 or Section 15(d) of the Act. Yes No Indicate by check mark whether the registrant (1) has filed all reports required to be filed by Section 13 or 15(d) of the Securities Exchange Act of 1934 during the preceding 12 months (or for such shorter period that the registrant was required to file such reports), and (2) has been subject to such filing requirements for the past 90 days.
    [Show full text]
  • UNITED STATES SECURITIES and EXCHANGE COMMISSION Form
    Use these links to rapidly review the document TABLE OF CONTENTS PART IV Table of Contents UNITED STATES SECURITIES AND EXCHANGE COMMISSION Washington, D.C. 20549 Form 10-K (Mark One) ANNUAL REPORT PURSUANT TO SECTION 13 OR 15(d) OF THE SECURITIES EXCHANGE ACT OF 1934 For the fiscal year ended December 31, 2011 or TRANSITION REPORT PURSUANT TO SECTION 13 OR 15(d) OF THE SECURITIES EXCHANGE ACT OF 1934 For the transition period from to Commission file number: 000-22339 RAMBUS INC. (Exact name of registrant as specified in its charter) Delaware 94-3112828 (State or other jurisdiction of (I.R.S. Employer incorporation or organization) Identification Number) 1050 Enterprise Way, Suite 700 Sunnyvale, California 94089 (Address of principal executive offices) (Zip Code) Registrant's telephone number, including area code: (408) 462-8000 Securities registered pursuant to Section 12(b) of the Act: Title of Each Class Name of Each Exchange on Which Registered Common Stock, $.001 Par Value The NASDAQ Stock Market LLC (The NASDAQ Global Select Market) Securities registered pursuant to Section 12(g) of the Act: None Indicate by check mark if the registrant is a well-known seasoned issuer, as defined in Rule 405 of the Securities Act. Yes No Indicate by check mark if the registrant is not required to file reports pursuant to Section 13 or Section 15(d) of the Act. Yes No Indicate by check mark whether the registrant (1) has filed all reports required to be filed by Section 13 or 15(d) of the Securities Exchange Act of 1934 during the preceding 12 months (or for such shorter period that the registrant was required to file such reports), and (2) has been subject to such filing requirements for the past 90 days.
    [Show full text]
  • RAMBUS INC. (Exact Name of Registrant As Specified in Its Charter) ______
    UNITED STATES SECURITIES AND EXCHANGE COMMISSION Washington, D.C. 20549 ________________ Form 10-K ________________ (Mark One) ANNUAL REPORT PURSUANT TO SECTION 13 OR 15(d) OF THE SECURITIES EXCHANGE ACT OF 1934 For the fiscal year ended December 31, 2011 or TRANSITION REPORT PURSUANT TO SECTION 13 OR 15(d) OF THE SECURITIES EXCHANGE ACT OF 1934 For the transition period from to Commission file number: 000-22339 ________________ RAMBUS INC. (Exact name of registrant as specified in its charter) ________________ Delaware 94-3112828 (State or other jurisdiction of (I.R.S. Employer incorporation or organization) Identification Number) 1050 Enterprise Way, Suite 700 94089 Sunnyvale, California (Zip Code) (Address of principal executive offices) Registrant’s telephone number, including area code: (408) 462-8000 ________________ Securities registered pursuant to Section 12(b) of the Act: Title of Each Class Name of Each Exchange on Which Registered Common Stock, $.001 Par Value The NASDAQ Stock Market LLC (The NASDAQ Global Select Market) Securities registered pursuant to Section 12(g) of the Act: None ________________ Indicate by check mark if the registrant is a well-known seasoned issuer, as defined in Rule 405 of the Securities Act. Yes No Indicate by check mark if the registrant is not required to file reports pursuant to Section 13 or Section 15(d) of the Act. Yes No Indicate by check mark whether the registrant (1) has filed all reports required to be filed by Section 13 or 15(d) of the Securities Exchange Act of 1934 during the preceding 12 months (or for such shorter period that the registrant was required to file such reports), and (2) has been subject to such filing requirements for the past 90 days.
    [Show full text]
  • All-Digital Clock Calibration for Source-Synchronous High-Speed I/O Links Based on Phase-To-Digital Conversion Angeli, Nico (2020)
    All-Digital Clock Calibration for Source-Synchronous High-Speed I/O Links Based on Phase-to-Digital Conversion Angeli, Nico (2020) DOI (TUprints): https://doi.org/10.25534/tuprints-00012975 Lizenz: CC-BY-NC-ND 4.0 International - Creative Commons, Namensnennung, nicht kom- merziell, keine Bearbeitung Publikationstyp: Dissertation Fachbereich: 18 Fachbereich Elektrotechnik und Informationstechnik Quelle des Originals: https://tuprints.ulb.tu-darmstadt.de/12975 All-Digital Clock Calibration for Source-Synchronous High-Speed I/O Links Based on Phase-to-Digital Conversion Digitale Taktsignal Kalibrierung für schnelle quellsynchrone I/O Links basierend auf Phasen-zu-digital Wandlung Zur Erlangung des akademischen Grades Doktor-Ingenieur (Dr.-Ing.) genehmigte Dissertation von M.Sc. Nico Angeli aus Würzburg Tag der Einreichung: 13. März 2020, Tag der Prüfung: 01. Juli 2020 Darmstadt — D 17 1. Gutachten: Prof. Dr.-Ing. Klaus Hofmann 2. Gutachten: Prof. Dr.-Ing. Chihao Xu Fachgebiet Integrierte Elektronische Systeme All-Digital Clock Calibration for Source-Synchronous High-Speed I/O Links Based on Phase-to-Digital Conversion Digitale Taktsignal Kalibrierung für schnelle quellsynchrone I/O Links basierend auf Phasen-zu-digital Wandlung Genehmigte Dissertation von M.Sc. Nico Angeli aus Würzburg 1. Gutachten: Prof. Dr.-Ing. Klaus Hofmann 2. Gutachten: Prof. Dr.-Ing. Chihao Xu Tag der Einreichung: 13. März 2020 Tag der Prüfung: 01. Juli 2020 Darmstadt — D 17 Bitte zitieren Sie dieses Dokument als: URN: urn:nbn:de:tuda-tuprints-129758 URL: http://tuprints.ulb.tu-darmstadt.de/12975 Dieses Dokument wird bereitgestellt von tuprints, E-Publishing-Service der TU Darmstadt http://tuprints.ulb.tu-darmstadt.de [email protected] Die Veröffentlichung steht unter folgender Creative Commons Lizenz: Namensnennung – Keine kommerzielle Nutzung – Keine Bearbeitung 4.0 International https://creativecommons.org/licenses/by-nc-nd/4.0/deed.de Erklärungen zur Dissertation § 8 Abs.
    [Show full text]
  • Session 27 Overview DRAM and Eram
    ISSCC 2007 / SESSION 27 / DRAM AND eRAM / OVERVIEW Session 27 Overview DRAM and eRAM Chair: Martin Brox, Qimonda, Neubiberg, Germany Associate Chair: Kazuhiko Kajigaya, Elpida Memory, Sagamihara, Japan Demand growth for electronic systems has been driven by new consumer and computing applica- tions. The most popular examples are the next-generation, high-resolution game-consoles. These systems heavily leverage the performance of today’s memories and processors. Yet, these applica- tions are still unable to create a life-like experience due to the limitations of the on- and off-chip memory bandwidth available to the processing functions. Careful optimization of the memory hier- archy bandwidth is necessary to improve system performance. High-speed embedded-DRAM (eDRAM) has evolved as a serious contender to embedded-SRAM (eSRAM), while external data- rates continue their rapid rise. However, speed improvements cannot stand on their own as system costs must be kept reasonable. To this end, good test and repair solutions reduce cost and facilitate higher levels of integra- tion. The presentations in this session report recent advances that address these challenges. Paper 27.1 by IBM introduces an innovative sense-amplifier for use in an eDRAM macro operating at a random-cycle frequen- cy of 500MHz. This macro, which occupies only 32% of an equivalent eSRAM-macro in the same SOI-technology, enables higher-density cache implementations improving system level performance. Cost, test strategy and system integration are the focus of the next two presentations. Paper 27.2 by Renesas, Shikino and Daioh, explores strategies needed for known-good-die (KGD) applications with the example of an eSRAM-macro.
    [Show full text]
  • Computer Technology an Introduction
    APEX TUTORS Page | 1 Computer Technology An Introduction Installation, Configuration, Connection, Troubleshooting A guide to configuring, installing, connecting and troubleshooting computer systems Page | 2 Table of Contents Table of Contents ........................................................................................................... 2 Preface............................................................................................................................ 4 Introduction .................................................................................................................... 5 CHAPTER 1 CPU.......................................................................................................... 7 CPU Packages ................................................................................................................ 7 CHAPTER 2 RAM ...................................................................................................... 19 RAM Variations ........................................................................................................... 22 CHAPTER 3 Hard Drive Technologies ....................................................................... 25 RAID ............................................................................................................................ 32 Implementing RAID .................................................................................................... 34 Solid State Disks .........................................................................................................
    [Show full text]
  • Dell EMC Poweredge Mx740c Technical Guide
    Dell EMC PowerEdge MX740c Technical Guide Regulatory Model: E04B Series Regulatory Type: E04B001 © 2019 - 2020 Dell Inc. or its subsidiaries. All rights reserved. Dell, EMC, and other trademarks are trademarks of Dell Inc. or its subsidiaries. Other trademarks may be trademarks of their respective owners. April 2020 Rev. A04 Contents 1 System overview ......................................................................................................................... 5 Introduction............................................................................................................................................................................ 5 New Technologies................................................................................................................................................................. 5 2 System features...........................................................................................................................7 Product comparison ............................................................................................................................................................. 7 Specifications......................................................................................................................................................................... 8 3 Chassis view and features............................................................................................................ 11 Front view of the system.....................................................................................................................................................11
    [Show full text]
  • Pdfdownload.Jsp?Path=/Datasheet/Timing Device/DDR Device Operation.Pdf 9
    SpringerBriefs in Electrical and Computer Engineering For further volumes: http://www.springer.com/series/10059 Chulwoo Kim • Hyun-Woo Lee Junyoung Song High-Bandwidth Memory Interface 2123 Chulwoo Kim Hyun-Woo Lee Department of Electrical Engineering SK-Hynix Korea University Gyeonggi-do Seongbuk-gu, Seoul Korea Korea Junyoung Song Department of Electrical Engineering Korea University Seongbuk-gu, Seoul Korea ISSN 2191-8112 ISSN 2191-8120 (electronic) ISBN 978-3-319-02380-9 ISBN 978-3-319-02381-6 (eBook) DOI 10.1007/978-3-319-02381-6 Springer NewYork Heidelberg Dordrecht London Library of Congress Control Number: 2013950761 © The Author(s) 2014 This work is subject to copyright. All rights are reserved by the Publisher, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, reuse of illustrations, recitation, broadcasting, reproduction on microfilms or in any other physical way, and transmission or information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed. Exempted from this legal reservation are brief excerpts in connection with reviews or scholarly analysis or material supplied specifically for the purpose of being entered and executed on a computer system, for exclusive use by the purchaser of the work. Duplication of this publication or parts thereof is permitted only under the provisions of the Copyright Law of the Publisher’s location, in its current version, and permission for use must always be obtained from Springer. Permissions for use may be obtained through RightsLink at the Copyright Clearance Center. Violations are liable to prosecution under the respective Copyright Law.
    [Show full text]
  • Displays, Memory and Storage Selector Guide
    DRAM FLASH - SSD FLASH MCP STORAGE DISPLAYS PRODUCT SELECTION DISPLAYS, MEMORY AND STORAGE GUIDE 1H 2017 CONTACTS Samsung Semiconductor, Inc. Samsung continues to lead the industry with the broadest portfolio of memory products and display technology. Its DRAM, flash, mobile and graphics memory are found in many computers — from ultrabooks to powerful servers — and in a wide range of handheld devices such as smartphones and tablets. Samsung is also a leader in display panels for smartphones, TVs and monitors and public information displays. In addition, Samsung provides the industry’s widest line of storage products from the consumer to enterprise levels. These include flash storage, such as Solid State Drives, and a range of embedded flash storage products. Markets DRAM SSD FLASH ASIC LOGIC LCD/OLED MOBILE/WIRELESS NOTEBOOK PCs/ ULTRABOOKS™ DESKTOP PCs/ WORKSTATIONS SERVERS NETWORKING/ COMMUNICATIONS CONSUMER ELECTRONICS www.samsung.com/us/samsungsemiconductor TABLE OF CONTENTS DRAM DRAM PAGES 4–13 samsung.com/dram • DDR4 SDRAM • Graphics DRAM • DDR3 SDRAM • Mobile DRAM • DDR2 SDRAM • Ordering Info FLASH - SSD PAGES 14–15 samsung.com/flash • eMMC • Solid State Drives (SSD) • Universal Flash Storage (UFS) MULTI-CHIP PACKAGES PAGES 16 samsung.com/mcp • eMMC + LPDDR2 • eMMC + LPDDR3 STorAGE PAGES 17–19 samsung.com/flash-ssd • Solid State Drives (SSD) DISPLAyS PAGES 20-21 samsungdisplay.com • Public Information Display (PID) • Indoor PID Product Classification • E-Board • SNB/UNB • Outdoor PID CONTACTS PAGES 22–23 samsung.com/semiconductor/sales-network
    [Show full text]
  • Product Selection Guide
    2H 2014 MemoryDisplays, Storage and GUIDE SELECTION PRODUCT contACTS DISPLAYS StorAGE MCP FLASH - SSD DRAM Samsung Semiconductor, Inc. Samsung continues to lead the industry with the broadest portfolio of memory products and display technology. Its display panels, DRAM, flash, mobile and graphics memory are found in many computers – from ultrabooks to powerful servers – and in a wide range of handheld devices such as smartphones and tablets. Samsung is also a leader in TV displays. In addition, Samsung provides the industry’s widest line of storage products from the consumer to enterprise levels. These include optical disc drives as well as flash storage, such as Solid State Drives, and a range of embedded flash storage products. Markets DRAM SSD FLASH ASIC LOGIC TFT/LCD ODD MOBILE/WIRELESS NOTEBOOK PCs/ ULTRABOOKS™ DESKTOP PCs/ WORKSTATIONS SERVERS NETWORKING/ COMMUNICATIONS CONSUMER ELECTRONICS To access our online sales portal, visit: https://smarttools.ssi.samsung.com www.samsung.com/us/oem-solutions M A TABLE OF CONTENTS DR DRAM PAGES 4–13 samsung.com/dram • DDR4 SDRAM • Mobile DRAM • DDR3 SDRAM • Ordering Info • DDR2 SDRAM • Graphics DRAM FLASH - SSD PAGES 14–15 samsung.com/flash • eMMC • Solid State Drives (SSD) MULTI-CHIP PACKAGES PAGES 16–17 samsung.com/mcp • eMMC + LPDDR2 • eMMC + LPDDR3 storAGE PAGES 18–20 samsung.com/flash-ssd samsungodd.com • Solid State Drives • Optical Disc Drives DISPLAYS PAGES 21–22 samsungdisplay.com • Public Information Display • E-Board (PID) Product Classification • Outdoor PID • SNB/UNB • Tablets
    [Show full text]
  • Eric Vittoz the Electronic Watch and Low Power Circuits Sscs Nlsummer08.Qxd 7/11/08 8:53 AM Page 2
    sscs_NLsummer08.qxd 7/11/08 8:53 AM Page 1 SSCSSSSCSSSSCCSS IEEE SOLID-STATE CIRCUITS SOCIETY NEWS Summer 2008 Vol. 13, No. 3 www.ieee.org/sscs-news Eric Vittoz The Electronic Watch and Low Power Circuits sscs_NLsummer08.qxd 7/11/08 8:53 AM Page 2 Editor’s Column Mary Y. Lanzerotti, IBM, [email protected] elcome to work and impact of Dr. Eric Vittoz, As a result, we are honored to the Sum- who has written an extensive lead offer: Wmer 2008 article entitled “Electronic Watch and (1) “A Short Story of the EKV MOS issue of SSCS News! Low Power Circuits.” I am grateful to Transistor Model,“ by Christian As with prior Dr. Erik Heijne for suggesting Dr. Vit- C. Enz (Swiss Center for Elec- issues, its goal is to toz as a potential subject and feature tronics and Microtechnology); be a self-contained author, and for his recommendations (2) “Watch Microelectronics: Pio- resource, with original sources and of experts who could attest to the neer in Portable Consumer new contributions by experts describ- impact of Dr. Vittoz’s career on the Electronics,” by Mougahed ing the current state of affairs in tech- development and commercialization Darwish, Marc Degrauwe, nology in view of the influence of the of electronic Swiss watches. Please Thomas E. Gyger, Gunther original papers and/or patents. be sure to read Dr. Heijne’s Intro- Meusburger, (all at EM Micro- In Summer 2008, we feature the duction to this issue on page 4. electronic-Marin SA), Jean Claude Robert (ETA); (3) “It’s About Time: A Brief Chronol- IEEE Solid-State Circuits Society ogy of Chronometry,” by Thomas SSCS News Administrative Committee Elected AdCom Members at Editor-in-Chief: President: Large Lee (Stanford University); Mary Y.
    [Show full text]