DOCSLIB.ORG

Systemc Analog/Mixed-Signal User's Guide

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Systemc Analog/Mixed-Signal User's Guide SystemC Analog/Mixed-Signal User’s Guide User Perspective on IEEE Std. 1666.1-2016 Accellera SystemC AMS Working Group January 2020 Copyright © 2020 Accellera Systems Initiative. All rights reserved. Accellera Systems Initiative, 8698 Elk Grove Blvd. Suite 1, #114, Elk Grove, CA 95624, USA Notices Accellera Systems Initiative Standards documents are developed within Accellera Systems Initiative (Accellera) and its Technical Committee. Accellera develops its standards through a consensus development process, approved by its members and board of directors, which brings together volunteers representing varied viewpoints and interests to achieve the final product. Volunteers are not necessarily members of Accellera and serve without compensation. While Accellera administers the process and establishes rules to promote fairness in the consensus development process, Accellera does not independently evaluate, test, or verify the accuracy of any of the information contained in its standards. Use of an Accellera Standard is wholly voluntary. Accellera disclaims liability for any personal injury, property or other damage, of any nature whatsoever, whether special, indirect, consequential, or compensatory, directly or indirectly resulting from the publication, use of, or reliance upon this, or any other Accellera Standard document. Accellera does not warrant or represent the accuracy or content of the material contained herein, and expressly disclaims any express or implied warranty, including any implied warranty of merchantability or suitability for a specific purpose, or that the use of the material contained herein is free from patent infringement. Accellera Standards documents are supplied “AS IS.” The existence of an Accellera Standard does not imply that there are no other ways to produce, test, measure, purchase, market, or provide other goods and services related to the scope of an Accellera Standard. Furthermore, the viewpoint expressed at the time a standard is approved and issued is subject to change due to developments in the state of the art and comments received from users of the standard. Every Accellera Standard is subjected to review periodically for revision and update. Users are cautioned to check to determine that they have the latest edition of any Accellera Standard. In publishing and making this document available, Accellera is not suggesting or rendering professional or other services for, or on behalf of, any person or entity. Nor is Accellera undertaking to perform any duty owed by any other person or entity to another. Any person utilizing this, and any other Accellera Standards document, should rely upon the advice of a competent professional in determining the exercise of reasonable care in any given circumstances. Interpretations: Occasionally questions may arise regarding the meaning of portions of standards as they relate to specific applications. When the need for interpretations is brought to the attention of Accellera, Accellera will initiate reasonable action to prepare appropriate responses. Since Accellera Standards represent a consensus of concerned interests, it is important to ensure that any interpretation has also received the concurrence of a balance of interests. For this reason, Accellera and the members of its Technical Committee and Working Groups are not able to provide an instant response to interpretation requests except in those cases where the matter has previously received formal consideration. Comments for revision of Accellera Standards are welcome from any interested party, regardless of membership affiliation with Accellera. Suggestions for changes in documents should be in the form of a proposed change of text, together with appropriate supporting comments. Comments on standards and requests for interpretations should be addressed to: Accellera Systems Initiative 8698 Elk Grove Blvd. Suite 1, #114 Elk Grove, CA 95624 USA Note: Attention is called to the possibility that implementation of this standard may require use of subject matter covered by patent rights. By publication of this standard, no position is taken with respect to the existence or validity of any patent rights in connection therewith. Accellera shall not be responsible for identifying patents ii Copyright © 2020 Accellera Systems Initiative. All rights reserved. for which a license may be required by an Accellera Standard or for conducting inquiries into the legal validity or scope of those patents that are brought to its attention. Accellera is the sole entity that may authorize the use of Accellera-owned certification marks and/or trademarks to indicate compliance with the materials set forth herein. Authorization to photocopy portions of any individual standard for internal or personal use must be granted by Accellera, provided that permission is obtained from and any required fee, if any, is paid to Accellera. Permission to photocopy portions of any individual standard for educational classroom use can also be obtained from Accellera. To arrange for authorization please contact Lynn Garibaldi, Executive Director, Accellera Systems Initiative, 8698 Elk Grove Blvd. Suite 1, #114, Elk Grove, CA 95624, phone (916) 760-1056, e-mail [email protected]. Suggestions for improvements to the SystemC AMS User’s Guide are welcome. They can be sent to the Accellera SystemC AMS forum: https://forums.accellera.org/forum/13-systemc-ams-analogmixed-signal/ The current Accellera SystemC AMS Working Group web page is: https://accellera.org/activities/working-groups/systemc-ams iii Copyright © 2020 Accellera Systems Initiative. All rights reserved. Contributors The following people contributed to the creation of this user’s guide: Sumit Adhikari, NXP Semiconductors Martin Barnasconi, NXP Semiconductors Markus Damm, Fraunhofer IESE Karsten Einwich, COSEDA Technologies Paul Floyd Daniela Genius, Sorbonne Université, CNRS, LIP6 Christoph Grimm, Technische Universität Kaiserslautern Marie-Minerve Louërat, Sorbonne Université, CNRS, LIP6 Torsten Maehne, Bern University of Applied Sciences François Pecheux, Sorbonne Université, CNRS, LIP6 Alain Vachoux, Ecole Polytechnique Fédérale de Lausanne (EPFL) iv Copyright © 2020 Accellera Systems Initiative. All rights reserved. Preface This user’s guide is meant as an introductory guide for electronic system-level engineers and architects who would like to use the SystemC™1 analog/mixed-signal (AMS) extensions for their system-level design and verification tasks. The main aim is to provide a self-learning guide on how to use the SystemC AMS extensions by explaining the modeling fundamentals and giving examples on how to start with AMS system-level design at higher levels of abstraction. It assumes that the user has some prior knowledge on SystemC modeling and simulation and C++ in general and is familiar with analog/mixed-signal design and modeling. After going through this guide, the reader should be in a position to start using the SystemC AMS extensions, and should be able to: — Get insight into the applicable use cases and requirements of the SystemC AMS extensions. — Understand the introduced models of computation and associated execution semantics. — Use the language constructs to create discrete-time and continuous-time models at different levels of abstraction. — Combine SystemC and the AMS extensions to design a mixed-signal system. — Perform time- and frequency-domain analysis and tracing of AMS signals. The AMS design methodology, modeling style, and examples given in this user’s guide are based on IEEE Std. 1666™-20112,3, IEEE Std. 1666.1™-2016 and the C++ programming language defined in ISO/IEC 14882:20034. Any simulator implementation compatible with this standard can be used to build and execute these examples5. This document is an informative guide, intended to clarify the usage and intended behavior of the SystemC AMS extensions. The precise and complete definition of the SystemC AMS extensions is standardized in IEEE Std. 1666.1™-2016. 1 SystemC™ is a registered trademark of the Accellera Systems Initiative. 2 The IEEE standards or products referred to in this user’s guide are trademarks of The Institute of Electrical and Electronics Engineers, Inc. 3 IEEE publications are available from the Institute of Electrical and Electronics Engineers, Inc., 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331, USA (https://standards.ieee.org/). 4 ISO/IEC publications are available from the ISO Central Secretariat, Case Postale 56, 1 rue de Varembé, CH-1211, Genève 20, Switzerland/Suisse (https://www.iso.org/). ISO/IEC publications are also available in the United States from Global Engineering Documents, 15 Inverness Way East, Englewood, Colorado 80112, USA (https://global.ihs.com/). Electronic copies are available in the United States from the American National Standards Institute, 25 West 43rd Street, 4th Floor, New York, NY 10036, USA (https:// www.ansi.org/). 5 More information on simulation environments can be found at https://www.accellera.org/community/systemc/about-systemc-ams/. v Copyright © 2020 Accellera Systems Initiative. All rights reserved. Contents 1. Introduction............................................................................................................................................. 1 1.1 Motivation....................................................................................................................................1 1.2 SystemC AMS extensions...........................................................................................................1
Load more

Recommended publications
  • Prostep Ivip CPO Statement Template
    CPO Statement of Mentor Graphics For Questa SIM Date: 17 June, 2015 CPO Statement of Mentor Graphics Following the prerequisites of ProSTEP iViP’s Code of PLM Openness (CPO) IT vendors shall determine and provide a list of their relevant products and the degree of fulfillment as a “CPO Statement” (cf. CPO Chapter 2.8). This CPO Statement refers to: Product Name Questa SIM Product Version Version 10 Contact Ellie Burns [email protected] This CPO Statement was created and published by Mentor Graphics in form of a self-assessment with regard to the CPO. Publication Date of this CPO Statement: 17 June 2015 Content 1 Executive Summary ______________________________________________________________________________ 2 2 Details of Self-Assessment ________________________________________________________________________ 3 2.1 CPO Chapter 2.1: Interoperability ________________________________________________________________ 3 2.2 CPO Chapter 2.2: Infrastructure _________________________________________________________________ 4 2.3 CPO Chapter 2.5: Standards ____________________________________________________________________ 4 2.4 CPO Chapter 2.6: Architecture __________________________________________________________________ 5 2.5 CPO Chapter 2.7: Partnership ___________________________________________________________________ 6 2.5.1 Data Generated by Users ___________________________________________________________________ 6 2.5.2 Partnership Models _______________________________________________________________________ 6 2.5.3 Support of
    [Show full text]
  • Powerpoint Template
    Accellera Overview February 27, 2017 Lu Dai | Accellera Chairman Welcome Agenda . About Accellera . Current news . Technical activities . IEEE collaboration 2 © 2017 Accellera Systems Initiative, Inc. February 2017 Accellera Systems Initiative Our Mission To provide a platform in which the electronics industry can collaborate to innovate and deliver global standards that improve design and verification productivity for electronics products. 3 © 2017 Accellera Systems Initiative, Inc. February 2017 Broad Industry Support Corporate Members 4 © 2017 Accellera Systems Initiative, Inc. February 2017 Broad Industry Support Associate Members 5 © 2017 Accellera Systems Initiative, Inc. February 2017 Global Presence SystemC Evolution Day DVCon Europe DVCon U.S. SystemC Japan Design Automation Conference DVCon China Verification & ESL Forum DVCon India 6 © 2017 Accellera Systems Initiative, Inc. February 2017 Agenda . About Accellera . Current news . Technical activities . IEEE collaboration 7 © 2017 Accellera Systems Initiative, Inc. February 2017 Accellera News . Standards - IEEE Approves UVM 1.2 as IEEE 1800.2-2017 - Accellera relicenses SystemC reference implementation under Apache 2.0 . Outreach - First DVCon China to be held April 19, 2017 - Get IEEE free standards program extended 10 years/10 standards . Awards - Thomas Alsop receives 2017 Technical Excellence Award for his leadership of the UVM Working Group - Shrenik Mehta receives 2016 Accellera Leadership Award for his role as Accellera chair from 2005-2010 8 © 2017 Accellera Systems Initiative, Inc. February 2017 DVCon – Global Presence 29th Annual DVCon U.S. 4th Annual DVCon Europe www.dvcon-us.org 4th Annual DVCon India www.dvcon-europe.org 1st DVCon China www.dvcon-india.org www.dvcon-china.org 9 © 2017 Accellera Systems Initiative, Inc.
    [Show full text]
  • Reception of Low Frequency Time Signals
    Reprinted from I-This reDort show: the Dossibilitks of clock svnchronization using time signals I 9 transmitted at low frequencies. The study was madr by obsirvins pulses Vol. 6, NO. 9, pp 13-21 emitted by HBC (75 kHr) in Switxerland and by WWVB (60 kHr) in tha United States. (September 1968), The results show that the low frequencies are preferable to the very low frequencies. Measurementi show that by carefully selecting a point on the decay curve of the pulse it is possible at distances from 100 to 1000 kilo- meters to obtain time measurements with an accuracy of +40 microseconds. A comparison of the theoretical and experimental reiulb permib the study of propagation conditions and, further, shows the drsirability of transmitting I seconds pulses with fixed envelope shape. RECEPTION OF LOW FREQUENCY TIME SIGNALS DAVID H. ANDREWS P. E., Electronics Consultant* C. CHASLAIN, J. DePRlNS University of Brussels, Brussels, Belgium 1. INTRODUCTION parisons of atomic clocks, it does not suffice for clock For several years the phases of VLF and LF carriers synchronization (epoch setting). Presently, the most of standard frequency transmitters have been monitored accurate technique requires carrying portable atomic to compare atomic clock~.~,*,3 clocks between the laboratories to be synchronized. No matter what the accuracies of the various clocks may be, The 24-hour phase stability is excellent and allows periodic synchronization must be provided. Actually frequency calibrations to be made with an accuracy ap- the observed frequency deviation of 3 x 1o-l2 between proaching 1 x 10-11. It is well known that over a 24- cesium controlled oscillators amounts to a timing error hour period diurnal effects occur due to propagation of about 100T microseconds, where T, given in years, variations.
    [Show full text]
  • Co-Simulation Between Cλash and Traditional Hdls
    MASTER THESIS CO-SIMULATION BETWEEN CλASH AND TRADITIONAL HDLS Author: John Verheij Faculty of Electrical Engineering, Mathematics and Computer Science (EEMCS) Computer Architecture for Embedded Systems (CAES) Exam committee: Dr. Ir. C.P.R. Baaij Dr. Ir. J. Kuper Dr. Ir. J.F. Broenink Ir. E. Molenkamp August 19, 2016 Abstract CλaSH is a functional hardware description language (HDL) developed at the CAES group of the University of Twente. CλaSH borrows both the syntax and semantics from the general-purpose functional programming language Haskell, meaning that circuit de- signers can define their circuits with regular Haskell syntax. CλaSH contains a compiler for compiling circuits to traditional hardware description languages, like VHDL, Verilog, and SystemVerilog. Currently, compiling to traditional HDLs is one-way, meaning that CλaSH has no simulation options with the traditional HDLs. Co-simulation could be used to simulate designs which are defined in multiple lan- guages. With co-simulation it should be possible to use CλaSH as a verification language (test-bench) for traditional HDLs. Furthermore, circuits defined in traditional HDLs, can be used and simulated within CλaSH. In this thesis, research is done on the co-simulation of CλaSH and traditional HDLs. Traditional hardware description languages are standardized and include an interface to communicate with foreign languages. This interface can be used to include foreign func- tions, or to make verification and co-simulation possible. Because CλaSH also has possibilities to communicate with foreign languages, through Haskell foreign function interface (FFI), it is possible to set up co-simulation. The Verilog Procedural Interface (VPI), as defined in the IEEE 1364 standard, is used to set-up the communication and to control a Verilog simulator.
    [Show full text]
  • Development of Systemc Modules from HDL for System-On-Chip Applications
    University of Tennessee, Knoxville TRACE: Tennessee Research and Creative Exchange Masters Theses Graduate School 8-2004 Development of SystemC Modules from HDL for System-on-Chip Applications Siddhartha Devalapalli University of Tennessee - Knoxville Follow this and additional works at: https://trace.tennessee.edu/utk_gradthes Part of the Electrical and Computer Engineering Commons Recommended Citation Devalapalli, Siddhartha, "Development of SystemC Modules from HDL for System-on-Chip Applications. " Master's Thesis, University of Tennessee, 2004. https://trace.tennessee.edu/utk_gradthes/2119 This Thesis is brought to you for free and open access by the Graduate School at TRACE: Tennessee Research and Creative Exchange. It has been accepted for inclusion in Masters Theses by an authorized administrator of TRACE: Tennessee Research and Creative Exchange. For more information, please contact [email protected]. To the Graduate Council: I am submitting herewith a thesis written by Siddhartha Devalapalli entitled "Development of SystemC Modules from HDL for System-on-Chip Applications." I have examined the final electronic copy of this thesis for form and content and recommend that it be accepted in partial fulfillment of the equirr ements for the degree of Master of Science, with a major in Electrical Engineering. Dr. Donald W. Bouldin, Major Professor We have read this thesis and recommend its acceptance: Dr. Gregory D. Peterson, Dr. Chandra Tan Accepted for the Council: Carolyn R. Hodges Vice Provost and Dean of the Graduate School (Original signatures are on file with official studentecor r ds.) To the Graduate Council: I am submitting herewith a thesis written by Siddhartha Devalapalli entitled "Development of SystemC Modules from HDL for System-on-Chip Applications".
    [Show full text]
  • AN 307: Altera Design Flow for Xilinx Users Supersedes Information Published in Previous Versions
    Altera Design Flow for Xilinx Users June 2005, ver. 5.0 Application Note 307 Introduction Designing for Altera® Programmable Logic Devices (PLDs) is very similar, both in concept and in practice, to designing for Xilinx PLDs. In most cases, you can simply import your register transfer level (RTL) into Altera’s Quartus® II software and begin compiling your design to the target device. This document will demonstrate the similar flows between the Altera Quartus II software and the Xilinx ISE software. For designs, which the designer has included Xilinx CORE generator modules or instantiated primitives, the bulk of this document guides the designer in design conversion considerations. Who Should Read This Document The first and third sections of this application note are designed for engineers who are familiar with the Xilinx ISE software and are using Altera’s Quartus II software. This first section describes the possible design flows available with the Altera Quartus II software and demonstrates how similar they are to the Xilinx ISE flows. The third section shows you how to convert your ISE constraints into Quartus II constraints. f For more information on setting up your design in the Quartus II software, refer to the Altera Quick Start Guide For Quartus II Software. The second section of this application note is designed for engineers whose design code contains Xilinx CORE generator modules or instantiated primitives. The second section provides comprehensive information on how to migrate a design targeted at a Xilinx device to one that is compatible with an Altera device. If your design contains pure behavioral coding, you can skip the second section entirely.
    [Show full text]
  • Table of Contents
    2012 Sediment Quality Cascade Pole Site Olympia, Washington January 13, 2014 Prepared for Port of Olympia 915 Washington Street NE 130 2nd Avenue South Edmonds, WA 98020 (425) 778-0907 TABLE OF CONTENTS Page 1.0 INTRODUCTION 1-1 1.1 BACKGROUND 1-1 1.1.1 Cleanup Action 1-1 1.1.2 Previous Performance Monitoring 1-2 1.1.2.1 Post-Construction Sediment Monitoring 1-2 1.1.2.2 Prior Performance Monitoring Event 1-2 1.2 REPORT ORGANIZATION 1-3 2.0 SEDIMENT MONITORING APPROACH 2-1 2.1 SAMPLE COLLECTION 2-2 2.1.1 Subsurface Sediment Sampling Procedures 2-2 2.1.2 Surface Sediment Sampling Procedures 2-3 2.2 SAMPLE ANALYSIS 2-3 3.0 MONITORING RESULTS 3-1 3.1 SEDIMENT PHYSICAL CHARACTERISTICS 3-1 3.2 ANALYTICAL RESULTS 3-1 3.2.1 Interior Backfill and Subsurface Sediment Results 3-1 3.2.2 Surface Sediment Results 3-2 4.0 EVALUATION OF CLEANUP EFFECTIVENESS 4-1 5.0 USE OF THIS REPORT 5-1 6.0 REFERENCES 6-1 1/10/14 P:\021\039\FileRm\R\2012 Sed Monitoring Rpt\2012 Sed Quality Rpt.docx LANDAU ASSOCIATES ii FIGURES Figure Title 1 Vicinity Map 2 2012 Sediment Quality - Phase I Sample Locations 3 2012 Sediment Quality - Phase II Surface Sample Locations 4 2012 Sediment Quality - Phase III Surface Sample Locations TABLES Table Title 1 Sample Locations Coordinates 2 Interior Backfill and Subsurface Sediment Results 3 Surface Sediment Results APPENDICES Appendix Title A Sediment Exploration Logs B Analytical Laboratory Reports C Historical Sediment Analytical Results 1/10/14 P:\021\039\FileRm\R\2012 Sed Monitoring Rpt\2012 Sed Quality Rpt.docx LANDAU ASSOCIATES iii LIST OF ABBREVIATIONS AND ACRONYMS ARI Analytical Resources, Incorporated BGS Below Ground Surface CAP Cleanup Action Plan cPAH Carcinogenic Polycyclic Aromatic Hydrocarbons CSL Cleanup Screening Level COPC Chemical of Potential Concern Ecology Washington State Department of Ecology GPS Global Positioning System LPAH Low Molecular Weight PAHs MBL Multiple Benefits Line MSS Marine Sampling Systems, Inc.
    [Show full text]
  • Portable Stimulus: What's Coming in 1.1
    Portable Stimulus: What’s Coming in 1.1 and What it Means For You Portable Stimulus Working Group PSS 1.1 Tutorial Agenda • What is PSS Introduction • Tom Fitzpatrick, • Abstract DMA model in PSS 1.0 Mentor, a Siemens Business Memory • The problem • Prabhat Gupta, AMD Allocation • New PSS concepts Higher-Level • The problem • Matan Vax, Scenarios • New constructs Cadence Design Systems • The problem • Karthick Gururaj, HSI Realization • New concepts and constructs Vayavya Labs System-Level • Portability • Hillel Miller, Synopsys Usage • Complex scenarios • Summary Special Thanks to: Conclusion • What’s next Dave Kelf, Breker Verification Systems Josh Rensch, Semifore 2 The Need for Verification Abstraction Test content authoring represents major proportion of development SIMULATION Disconnected cross-process methods Test Content • Block EMULATION • UVM tests laborious, error-prone • SoC FPGA PROTO • Hard to hit corner-cases with C tests • Post-Silicon • Disconnected diagnostic creation IP BLOCK SUBSYSTEM FULL SYSTEM Test portability, reuse, scaling, maintenance all problematic 3 Key Aspects of Portable Stimulus Capture pure Partial scenario Composable Formal Automated test Target multiple test intent description scenarios representation generation platforms of test space Separate test intent from implementation High-coverage test generation across the verification process with much less effort 4 PSS Improves Individual Verification Phases IP BLOCK SUB-SYSTEM FULL SYSTEM Create block-level (UVM) tests & Easily model system-level Generate
    [Show full text]
  • Arm Cortex-M System Design Kit Technical Reference Manual
    Arm® Cortex®-M System Design Kit Revision: r1p1 Technical Reference Manual Copyright © 2011, 2013, 2017 Arm Limited (or its affiliates). All rights reserved. ARM DDI 0479D (ID110617) Arm Cortex-M System Design Kit Technical Reference Manual Copyright © 2011, 2013, 2017 Arm Limited (or its affiliates). All rights reserved. Release Information The following changes have been made to this document: Change history Date Issue Confidentiality Change 14 March 2011 A Non-Confidential First release for r0p0 16 June 2011 B Non-Confidential Second release for r0p0 19 April 2013 C Non-Confidential First release for r1p0 31 October 2017 D Non-Confidential First release for r1p1 Proprietary Notice This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated. Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents. THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT.
    [Show full text]
  • Workshop on Post-Silicon Debug: Technologies, Methodologies, and Best Practices
    Wisam Kadry – IBM Research, Haifa 7 June 2012 Workshop on Post-silicon Debug: Technologies, Methodologies, and Best Practices © 2012 IBM Corporation DAC 2012, Post-silicon Debug Workshop Thanks to Mr. Amir Nahir IBM Research – Haifa, Israel Received his BSc in computer science from Technion, IIT in 2005, and is currently pursuing his PhD there. He has been a research staff member at the IBM Research Labs in Haifa since 2006, and has spent most of his time leading the development of Threadmill – a post-silicon functional validation exerciser. Since the beginning of 2011, Amir manages the Post-Silicon Validation and Design Automation Group 2 © 2012 IBM Corporation DAC 2012, Post-silicon Debug Workshop Agenda Session I (09:00-10:30) Wisam Kadry - IBM Haifa Research Lab., Haifa, Israel Kevin Reick - IBM Corp., Austin, TX Subhasish Mitra - Stanford Univ., Stanford, CA David Erikson - Advanced Micro Devices, Fort Collins, CO Bradley Quinton - Tektronix, Inc., Vancouver, BC, Canada Break (10:30-11:00) Session II (11:00-12:30) Alan Hu - Univ. of British Columbia, Vancouver, BC, Canada Keshavan Tiruvallur - Intel Corp., Portland, OR Nagib Hakim - Intel Corp., Santa Clara, CA Valeria Bertacco - Univ. of Michigan, Ann Arbor, MI Sharad Kumar - Freescale Semiconductor, Inc., Noida, India Lunch (12:30-13:30) Panel (13:30-15:00) Moderator: Harry Foster - Mentor Graphics Corp., Plano, TX 3 © 2012 IBM Corporation DAC 2012, Post-silicon Debug Workshop More complex chips 4 © 2012 IBM Corporation DAC 2012, Post-silicon Debug Workshop Observe 5 © 2012 IBM
    [Show full text]
  • UNIVERSITY of CALIFORNIA RIVERSIDE Emulation of Systemc
    UNIVERSITY OF CALIFORNIA RIVERSIDE Emulation of SystemC Applications for Portable FPGA Binaries A Dissertation submitted in partial satisfaction of the requirements for the degree of Doctor of Philosophy in Computer Science by Scott Spencer Sirowy June 2010 Dissertation Committee: Dr. Frank Vahid, Chairperson Dr. Tony Givargis Dr. Sheldon X.-D. Tan Copyright by Scott Spencer Sirowy 2010 The Dissertation of Scott Spencer Sirowy is approved: Committee Chairperson University of California, Riverside ABSTRACT OF THE DISSERTATION Emulation of SystemC Applications for Portable FPGA Binaries by Scott Spencer Sirowy Doctor of Philosophy, Graduate Program in Computer Science University of California, Riverside, June 2010 Dr. Frank Vahid, Chairperson As FPGAs become more common in mainstream general-purpose computing platforms, capturing and distributing high-performance implementations of applications on FPGAs will become increasingly important. Even in the presence of C-based synthesis tools for FPGAs, designers continue to implement applications as circuits, due in large part to allow for capture of clever spatial, circuit-level implementation features leading to superior performance and efficiency. We demonstrate the feasibility of a spatial form of FPGA application capture that offers portability advantages for FPGA applications unseen with current FPGA binary formats. We demonstrate the portability of such a distribution by developing a fast on-chip emulation framework that performs transparent optimizations, allowing spatially-captured FPGA applications to immediately run on FPGA platforms without costly and hard-to-use synthesis/mapping tool flows, and sometimes faster than PC-based execution. We develop several dynamic and transparent optimization techniques, including just-in-time compilation , bytecode acceleration , and just-in-time synthesis that take advantage of a platform’s available resources, resulting in iv orders of magnitude performance improvement over normal emulation techniques and PC-based execution.
    [Show full text]
  • Hardware Description Languages Compared: Verilog and Systemc
    Hardware Description Languages Compared: Verilog and SystemC Gianfranco Bonanome Columbia University Department of Computer Science New York, NY Abstract This library encompasses all of the necessary components required to transform C++ into a As the complexity of modern digital systems hardware description language. Such additions increases, engineers are now more than ever include constructs for concurrency, time notion, integrating component modeling by means of communication, reactivity and hardware data hardware description languages (HDLs) in the types. design process. The recent addition of SystemC to As described by Edwards [1], VLSI an already competitive arena of HDLs dominated verification involves an initial simulation done in by Verilog and VHDL, calls for a direct C or C++, usually for proof of concept purposes, comparison to expose potential advantages and followed by translation into an HDL, simulation of flaws of this newcomer. This paper presents such the model, applying appropriate corrections, differences and similarities, specifically between hardware synthesization and further iterative Verilog and SystemC, in effort to better categorize refinement. SystemC is able to shorten this the scopes of the two languages. Results are based process by combining the first two steps. on simulation conducted in both languages, for a Consequently, this also decreases time to market model with equal specifications. for a manufacturer. Generally a comparison between two computer languages is based on the number of Introduction lines of code and execution time required to achieve a specific task, using the two languages. A Continuous advances in circuit fabrication number of additional parameters can be observed, technology have augmented chip density, such as features, existence or absence of constructs consequently increasing device complexity.
    [Show full text]