DOCSLIB.ORG

Hardware & Software Tools Used in the Detection of Glaucoma Eye Diseases

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Hardware & Software Tools Used in the Detection of Glaucoma Eye Diseases A JOURNAL OF COMPOSITION THEORY ISSN : 0731-6755 Hardware & software tools used in the detection of glaucoma eye diseases in human beings 1Fazlulla Khan, 2Dr. Ashok Kusagur 1Research Scholar (Part-Time), USN: 4UB15PEJ04, VTU Research Centre, Govt. BDT College of Engg., EEE Dept., Davanagere, Karnataka & Asst. Prof., ECE Dept., HMS Inst. of Tech., Tumakuru, Karnataka 2Associate Professor & Head, Electrical & Electronics Engg. (EEE) Dept., Govt. BDT College of Engg., Davanagere, Karnataka Abstract – This paper gives a brief review about the easily. But, in the glaucomatic eye, the trabecular meshwork various types of hardware & software tools used in the shown in the figure is blocked and hence the flow of the fluid design, development & implementation of algorithms for the is blocked, the pressure build up is shown and hence there is automatic detection of glaucoma in human beings. The a change in the optic nerve size, it bursts, the connectivity different types of hardware tools used are FPGA, HDL Kit between the eye and the brain is lost, which is leading to the & the software tools that are used are ModelSim, Xilinx, loss of the vision in the human eye [11]-[15]. Matlab, Simulink, Python, etc…. In this paper, a small review is given w.r.t. the said tools, which being used in the Here, in this work, the detection of glaucoma is planned to glaucoma detection, topic of research taken by us as a part be done using image processing algorithms on eye fundus of the Ph.D. programme. images, like watershed algorithms in an FPGA, the HOG algorithm using SVM, the genetic algorithms & the Keywords – Glaucoma, Eye, Disease, Normal, Affected, convolution neural network using the ANNs. The image processing techniques have already been starting to be used Blocks, Pressure, Tool, Hardware, Implementation, FPGA, in detection of various ailments such as tumors etc. So, Xilinx, Modelsim, Matlab, Simulation. detection of this eye diseases can empower ophthalmologist to be more efficient in their work [16]-[20]. 1. Introduction One of the danger of the glaucoma is that it is gradual and Glaucoma causes permanent blindness due to the damage of causes no pain and symptoms to the patients in its early optic nerves. It is an incurable disease so the diagnosis of the stage. Glaucoma causes loss of vison in the peripheral and disease is very imperative. The data shows that it is one of spreads do the center if it is not treated. Data from the WHO the leading cause for the blindness in the world, and also the (World Health Organization) shows is the cause of 15% of second most eye disease in huge numbers across the total blindness cases reported making it the second leading universe. So, the diagnosis of this disease in the early stage, cause for blindness. Projections show that, in the next and patient monitoring for long time and arriving with an decade, it can potentially affect ~80 million people [21]- applicable remedy in an appropriate time window by an [25]. ophthalmologist is a imperative [1]-[5]. When circulation of liquid called aqueous humor, in the front part of the eyes is not proper it results in a high fluid pressure inside the eyes. This is the cause for glaucoma. Tis is illustrated in the Fig. 1. The aqueous humor in normal eyes, discharges out of the eye the channel resembling mesh. When this channel for whatever reason gets blocked, the liquid density increases, and thus causes in the high pressure. This causes Glaucoma. In the Fig. 1 shown, there is a lot of difference which is shown between the anatomy of the Fig. 1 : Anatomy of normal and glaucoma eye normal eye & the glaucomatic eye, i.e., the eye which is affected with the glaucoma disease [6]-[10]. How the glaucoma occurs in the early stages is shown in the Fig. 2. In the normal eye, the trabecular meshwork is shown which is responsible for the flow of the aqueous fluid, there is a channel shown, which is free and hence the fluid can flow Volume XII Issue X OCTOBER 2019 Page No: 600 A JOURNAL OF COMPOSITION THEORY ISSN : 0731-6755 Fig. 2 : Vision of normal and glaucoma eyes consists of modules and the language allows Behavioral, Dataflow and Structural Description. VHDL (Very High 2. Types of Glaucoma Speed Integrated Circuit Hardware Description Language) is standardized by IEEE1164. The design is composed of There are a large number of types of glaucoma which occurs entities consisting of multiple architectures. SystemC is a in the human eyes both at the primary level, secondary level language that consist a set of C++classes and macros. It & at the tertiary level, which is termed as the normal, allows electronic system level and transaction modeling. moderate & the severe level in context of severity of the disease. Here, in this section, different types of glaucoma Need for HDLs are discussed as below. These are marked by an increase of intraocular pressure (IOP) or pressure inside the eye [1]- The Moore’s Law in the year 1970 has brought a drastic [25]. change in the field of IC technology. This change has made Open-Angle Glaucoma the developers to bring out complex digital and electronic Angle-Closure circuits. But the problem was the absence of a better Normal Tension Glaucoma programming language allowing hardware and software Congenital Glaucoma codesign. Complex digital circuit designs require more time Primary Glaucoma for development, synthesis, simulation and debugging. The Secondary Glaucoma arrival of HDLs has helped to solve this problem by allowing each module to be worked by a separate team. Neo-vascular glaucoma Neo-vascular glaucoma All the goals like power, throughput, latency (delay), test Exfoliate Glaucoma coverage, functionality and area consumption required for a Pigmentary Glaucoma design can be known by using HDL. As a result, the designer Chronic Glaucoma can make the necessary engineering tradeoffs and can Traumatic Glaucoma develop the design in a better and efficient way. Simple In the research work that we are going to take up further is syntax, expressions, statements, concurrent and sequential going to deal with the primary glaucoma detection along programming is also necessary while describing the with the hardware implementation of the same so that both electronics circuits. All these features can be obtained by at the simulation level & at the implementation level, it using a hardware description language. Now would have been validated. while comparing HDL and C languages, the major 3 Hardware & software tools used for research work difference is that HDL provides the timing information of a The various h/w & s/w tools that are used in the course of design. the research work are explained as follows one after the other HDL Structure & Design in a nut-shell. Generally, HDL structure consist a textual description Hardware description language (HDL) is a specialized involving many inputs, outputs, signals operators, computer language used to program electronic and digital components, multiple architectures, and comments. logic circuits. The structure, operation and design of the Concurrent and sequential way of programming style is circuits are programmable using HDL. HDL includes a possible in HDL. Each and every HDL uses a different textual description consisting of operators, expressions, structure and design method. The examples shown below statements, inputs and outputs. Instead of generating a using VHDL and Verilog will help to get an overall idea computer executable file, the HDL compilers provide a gate about HDL structure and design. map. The gate map obtained is then downloaded to the programming device to check the operations of the desired HDL Simulation & Debugging circuit. The language helps to describe any digital circuit in the form of structural, behavioral and gate level and it is HDL Simulation involves the need of a test bench. A test found to be an excellent programming language for FPGAs bench is an environment used to check the correctness of the and CPLDs. design. The test bench involves the inputs, outputs and the procedure to be done. The HDL simulator will execute the The three common HDLs are Verilog, VHDL, and test bench; thereby the designer can verify the function of SystemC. Of these, SystemC is the newest. The HDLs will the circuit on the waveform analyzer provided by the HDL allow fast design and better verification. In most of the simulator. Many simulators are there for HDLs. OR Gate industries, Verilog and VHDL are common. Verilog, one of Simulation Waveform from Xilinx ISim is shown in the Fig. the main Hardware Description Language standardized as 3 & the AND Gate Simulation Waveform from Xilinx ISim IEEE 1364 is used for designing all types of circuits. It is shown in the Fig. 4. Volume XII Issue X OCTOBER 2019 Page No: 601 A JOURNAL OF COMPOSITION THEORY ISSN : 0731-6755 Array Logic (PAL) devices. Finally, System Verilog is an extension to Verilog. MATLAB 2017b Fig. 3 : OR Gate Simulation Waveform from Xilinx ISim MATLAB® is a programming platform designed Debugging can be done before and after simulation. If errors specifically for engineers and scientists. The heart of are present, the HDL simulators usually give an error report MATLAB is the MATLAB language, a matrix-based and thereby corrections can be done. Also, by checking the language allowing the most natural expression of simulation result the errors can be found and rectified. computational mathematics. The language, apps, and built- ModelSim, Xilinx ISim, Aldec Active - HDL are some in math functions enable you to quickly explore multiple examples of HDL simulators. approaches to arrive at a solution. MATLAB lets you take your ideas from research to production by deploying to enterprise applications and embedded devices, as well as integrating with Simulink® and Model-Based Design.
Load more

Recommended publications
  • From Signal Temporal Logic to FPGA Monitors
    From Signal Temporal Logic to FPGA Monitors Stefan Jaksiˇ c´∗, Ezio Bartocci†, Radu Grosu†, Reinhard Kloibhofer∗, Thang Nguyen‡ and Dejan Nickoviˇ c´∗ ∗AIT Austrian Institute of Technology, Austria †Faculty of Informatics, Vienna University of Technology, Austria ‡Infineon Technologies AG, Austria Abstract— allows very long tests that are not possible with simulation- based methods. Design emulation is used both to explore Due to the heterogeneity and complexity of systems-of- systems (SoS), their simulation is becoming very time consuming, the behavior of digital and analog components. In the latter expensive and hence impractical. As a result, design simulation is case, the (possibly mixed signal) component is approximated increasingly being complemented with more efficient design em- with its discretized behavioral model. By combining these two ulation. Runtime monitoring of emulated designs would provide approaches, we provide a rigorous method for runtime verifi- a precious support in the verification activities of such complex cation of long executions resulting from mixed signal design systems. emulations. In addition to design emulations, our proposed We propose novel algorithms for translating signal temporal solution can be used to monitor real mixed-signal devices in logic (STL) assertions to hardware runtime monitors imple- post-silicon validation in real-time. mented in field programmable gate array (FPGA). In order to We choose Signal Temporal Logic (STL) [13] as our accommodate to this hardware specific setting, we restrict our- selves to past and bounded future temporal operators interpreted specification language. STL allows describing complex timing over discrete time. We evaluate our approach on two examples: relations between digital and analog “events”, where the latter the mixed signal bounded stabilization property; and the serial are specified via numerical predicates.
    [Show full text]
  • MACABEL ABEL for the APPLE MACINTOSH Nor IIX WORKSTATION A/UX VERSION
    SPECIFICATIONS MACABEL ABEL FOR THE APPLE MACINTOSH nOR IIX WORKSTATION A/UX VERSION GENERAL DESCRIPTION ABEL.'" the industry standard PLD design software, is now available on the Apple Macintosh® II or IIx workstation. MacABEL allows you to take advantage of the personal productivity features of the Macintosh to easily describe and implement logic designs in programmable logic devices (PLDs) and PROMs. Like ABEL Version 3.0 for other popular workstations, MacABEL combines a natural high-level design language with a language processor that converts logic descriptions to programmer load files. These files contain the required information to program and test PLDs. MacABEL allows you to describe your design in any combi­ nation of Boolean equations, truth tables or state diagrams­ whichever best suits the logic you are describing or your comfort level. Meaningful names can be assigned to signals; signals grouped into sets; and macros used to simplify logic descriptions - making your logic design easy to read and • Boolean equations understand. • State machine diagram entry, using IF-THEN-ELSE, CASE, In addition, the software's language processor provides GOTQ and WITH-ENDWITH statements powerful logic reduction, extensive syntax and logic error • Truth tables to specify input to output relationships for both checking - before your device is programmed. MacABEL combinatorial and registered outputs supports the most powerful and innovative complex PLDs just • High-level equation entry, incorporating the boolean introduced on the market, as well as many still in development. operators used in most logic designs < 1 1 & 1 # 1 $ 1 1 $ ) , MacABEL runs under the Apple A/UX'" operating system arithmetic operators <- I + I * I I I %I < < I > > ) , relational utilizing the Macintosh user interface.
    [Show full text]
  • An Implementation of Lola-2 Or Translating from Lola to Verilog
    An Implementation of Lola-2 or Translating from Lola to Verilog N.Wirth, 30.11.2014 1. Introduction The hardware description language Lola (Logic Language) was designed in 1990 as an effort to present a simple and effective textual description of digital circuits. At that time, the conventional style was still graphical (circuit charts), and it was not evident that textual descriptions would replace them entirely within 20 years. Also, there were no means available to automatically transfer them into physical circuits of electronic components. However, field-programmable gate arrays (FPGA) appeared, and although they were far too restrictive (small) for most practical purposes, they seemed to be a promising gateway towards introducing textual specifications with the hope of future automatic generation of real circuits. That this hope was well-founded is now evident. The difficult part of implementation in 1990 was not the compilation of the textual descriptions into net lists of gates and wires. It was rather the placement of components and routing of wires. And this still remains so. But even if this task is achieved, the compiled output is to be down-loaded into the FPGA. For this purpose, the format of the data, the bit-stream format, must be known. Whereas at the time we obtained this information from two FPGA manufacturers, it is now strictly proprietary in the case of the dominating manufacturers, a severe case of interface secrecy. In the course of reviving activities of 25 years ago around Oberon, also the hardware description language (HDL) Lola reappeared. Now textual descriptions of hardware are common place, the preferred languages being Verilog and VHDL.
    [Show full text]
  • A Language for Parametrised and Reconfigurable Hardware Design
    Pebble: A Language For Parametrised and Reconfigurable Hardware Design Wayne Luk and Steve McKeever Department of Computing, Imperial College, 180 Queen’s Gate, London SW7 2BZ, UK Abstract. Pebble is a simple language designed to improve the pro- ductivity and effectiveness of hardware design. It improves productivity by adopting reusable word-level and bit-level descriptions which can be customised by different parameter values, such as design size and the number of pipeline stages. Such descriptions can be compiled without flattening into various VHDL dialects. Pebble improves design effectiven- ess by supporting optional constraint descriptions, such as placement attributes, at various levels of abstraction; it also supports run-time re- configurable design. We introduce Pebble and the associated tools, and illustrate their application to VHDL library development and reconfigu- rable designs for Field Programmable Gate Arrays (FPGAs). 1 Introduction Many hardware designers recognise that their productivity can be enhanced by reusable designs in the form of library elements, macros, modules or intellectual property cores. These components are developed carefully to ensure that they are efficient, validated and easy to use. Several development systems based on Java [1], Lola [2], C [3], ML [5], VHDL and Ruby [7] have been proposed. While the languages in these systems have their own goals and merits, none seems to meet all our requirements of: 1. having a simple syntax and semantics; 2. allowing a wide range of parameters in design descriptions; 3. providing support for both word-level design and bit-level design; 4. supporting optional constraint descriptions, such as placement attributes, at various levels of abstraction; 5.
    [Show full text]
  • Mexican Sentimiento and Gender Politics A
    UNIVERSITY OF CALIFORNIA Los Angeles Corporealities of Feeling: Mexican Sentimiento and Gender Politics A dissertation submitted in partial satisfaction of the requirements for the degree Doctor of Philosophy in Culture and Performance by Lorena Alvarado 2012 © Copyright by Lorena Alvarado 2012 ABSTRACT OF THE DISSERTATION Corporealities of Feeling: Mexican Sentimiento and Gender Politics by Lorena Alvarado Doctor of Philosophy in Culture and Performance University of California, Los Angeles, 2011 Professor Alicia Arrizón, co-chair Professor Susan Leigh Foster, co-chair This dissertation examines the cultural and political significance of sentimiento, the emotionally charged delivery of song in ranchera genre musical performance. Briefly stated, sentimiento entails a singer’s fervent portrayal of emotions, including heartache, yearning, and hope, a skillfully achieved depiction that incites extraordinary communication between artist and audience. Adopting a feminist perspective, my work is attentive to the elements of nationalism, gender and sexuality connected to the performance of sentimiento, especially considering the genre’s historic association with patriotism and hypermasculinity. I trace the logic that associates representations of feeling with nation-based pathology and feminine emotional excess and deposits this stigmatized surplus of affect onto the singing body, particularly that of the mexicana female singing body. In this context, sentimiento is represented in film, promotional material, and other mediating devices as a bodily inscription of personal and gendered tragedy, ii as the manifestation of exotic suffering, or as an ancestral and racial condition of melancholy. I examine the work of three ranchera performers that corroborate these claims: Lucha Reyes (1906-1944), Chavela Vargas (1919) and Lila Downs (1964).
    [Show full text]
  • LOLA: Runtime Monitoring of Synchronous Systems
    LOLA: Runtime Monitoring of Synchronous Systems Ben D’Angelo ∗ Sriram Sankaranarayanan ∗ Cesar´ Sanchez´ ∗ Will Robinson ∗ Bernd Finkbeiner y Henny B. Sipma ∗ Sandeep Mehrotra z Zohar Manna ∗ ∗ Computer Science Department, Stanford University, Stanford, CA 94305 fbdangelo,srirams,cesar,sipma,[email protected] y Department of Computer Science, Saarland University z Synopsys, Inc. [email protected] Abstract— We present a specification language and algo- the specification. Offline monitoring is critical for testing rithms for the online and offline monitoring of synchronous large systems before deployment. An online monitor systems including circuits and embedded systems. Such processes the system trace while it is being generated. monitoring is useful not only for testing, but also under Online monitoring is used to detect violations of the actual deployment. The specification language is simple specification when the system is in operation so that and expressive; it can describe both correctness/failure assertions along with interesting statistical measures that they can be handled before they translate into observable are useful for system profiling and coverage analysis. and cascading failures, and to adaptively optimize system The algorithm for online monitoring of queries in this performance. language follows a partial evaluation strategy: it incre- Runtime monitoring has received growing attention in mentally constructs output streams from input streams, recent years [1], [2], [3]. While static verification intends while maintaining a store of partially evaluated expressions to show that every (infinite) run of a system satisfies for forward references. We identify a class of specifica- the specification, runtime monitoring is concerned only tions, characterized syntactically, for which the algorithm’s with a single (finite) trace.
    [Show full text]
  • Review of FPD's Languages, Compilers, Interpreters and Tools
    ISSN 2394-7314 International Journal of Novel Research in Computer Science and Software Engineering Vol. 3, Issue 1, pp: (140-158), Month: January-April 2016, Available at: www.noveltyjournals.com Review of FPD'S Languages, Compilers, Interpreters and Tools 1Amr Rashed, 2Bedir Yousif, 3Ahmed Shaban Samra 1Higher studies Deanship, Taif university, Taif, Saudi Arabia 2Communication and Electronics Department, Faculty of engineering, Kafrelsheikh University, Egypt 3Communication and Electronics Department, Faculty of engineering, Mansoura University, Egypt Abstract: FPGAs have achieved quick acceptance, spread and growth over the past years because they can be applied to a variety of applications. Some of these applications includes: random logic, bioinformatics, video and image processing, device controllers, communication encoding, modulation, and filtering, limited size systems with RAM blocks, and many more. For example, for video and image processing application it is very difficult and time consuming to use traditional HDL languages, so it’s obligatory to search for other efficient, synthesis tools to implement your design. The question is what is the best comparable language or tool to implement desired application. Also this research is very helpful for language developers to know strength points, weakness points, ease of use and efficiency of each tool or language. This research faced many challenges one of them is that there is no complete reference of all FPGA languages and tools, also available references and guides are few and almost not good. Searching for a simple example to learn some of these tools or languages would be a time consuming. This paper represents a review study or guide of almost all PLD's languages, interpreters and tools that can be used for programming, simulating and synthesizing PLD's for analog, digital & mixed signals and systems supported with simple examples.
    [Show full text]
  • Generating Hardware from Openmp Programs Y.Y
    Generating Hardware From OpenMP Programs Y.Y. Leow, C.Y. Ng, and W.F. Wong Department of Computer Science National University of Singapore 3, Science Drive 2, Singapore 117543 [email protected] Abstract— Various high level hardware description languages already enjoyed significant support will be gaining further have been invented for the purpose of improving the productivity grounds. in the generation of customized hardware. Most of these We have created backends that generate languages are variants, usually parallel versions, of popular synthesizable VHDL [12] or Handel-C [13] code from software programming languages. In this paper, we describe our OpenMP C programs. We have successfully executed these on effort to generate hardware from OpenMP, a software parallel programming paradigm that is widely used and tested. We are a FPGA platform. We shall first give a very brief introduction able to generate FPGA hardware from OpenMP C programs via of OpenMP. This will be followed by the descriptions of our synthesizable VHDL and Handel-C. We believe that the addition Handel-C and VHDL backends. In the Section 5, we will of this medium-grain parallel programming paradigm will bring describe results from experimenting with our tool. This will be additional value to the repertoire of hardware description followed by a description of the related works and the languages. conclusion. I. INTRODUCTION II. OPENMP Along with Moore’s Law and the need to contain recurring OpenMP [10] is a specification jointly defined by a number engineering cost as well as a quick time to market, there has of major hardware and software vendors.
    [Show full text]
  • Low Latency Audio Visual Streaming System
    LOLA: Low Latency Audio Visual Streaming System LOLA Low Latency Audio Visual Streaming System Installation & User's Manual © 2005-2014 - Conservatorio di musica G. Tartini – Trieste, Italy Version 1.4.0 http://www.conts.it/artistica/lola-project [email protected] 1 LOLA: Low Latency Audio Visual Streaming System Index 1. Introduction......................................................................................................................................3 2. Hardware and Operating System requirements................................................................................4 2.1. Audio input/output hardware requirements.............................................................................................................................4 2.2. Video input hardware requirements.........................................................................................................................................4 2.3. Video output hardware requirements.......................................................................................................................................6 2.4. PC hardware requirements......................................................................................................................................................6 2.5. Network requirements.............................................................................................................................................................7 2.6. LOLA v1.4.x backward compatibility.....................................................................................................................................9
    [Show full text]
  • Dissertation Applications of Field Programmable Gate
    DISSERTATION APPLICATIONS OF FIELD PROGRAMMABLE GATE ARRAYS FOR ENGINE CONTROL Submitted by Matthew Viele Department of Mechanical Engineering In partial fulfillment of the requirements For the Degree of Doctor of Philosophy Colorado State University Fort Collins, Colorado Summer 2012 Doctoral Committee: Advisor: Bryan D. Willson Anthony J. Marchese Robert N. Meroney Wade O. Troxell ABSTRACT APPLICATIONS OF FIELD PROGRAMMABLE GATE ARRAYS FOR ENGINE CONTROL Automotive engine control is becoming increasingly complex due to the drivers of emissions, fuel economy, and fault detection. Research in to new engine concepts is often limited by the ability to control combustion. Traditional engine-targeted micro controllers have proven difficult for the typical engine researchers to use and inflexible for advanced concept engines. With the advent of Field Programmable Gate Array (FPGA) based engine control system, many of these impediments to research have been lowered. This dissertation will talk about three stages of FPGA engine controller appli- cation. The most basic and widely distributed is the FPGA as an I/O coprocessor, tracking engine position and performing other timing critical low-level tasks. A later application of FPGAs is the use of microsecond loop rates to introduce feedback con- trol on the crank angle degree level. Lastly, the development of custom real-time computing machines to tackle complex engine control problems is presented. This document is a collection of papers and patents that pertain to the use of FPGAs for the above tasks. Each task is prefixed with a prologue section to give the history of the topic and context of the paper in the larger scope of FPGA based engine control.
    [Show full text]
  • MACHXL Software User's Guide
    MACHXL Software User's Guide © 1993 Advanced Micro Devices, Inc. TEL: 408-732-2400 P.O. Box 3453 TWX: 910339-9280 Sunnyvale, CA 94088 TELEX: 34-6306 TOLL FREE: 800-538-8450 APPLICATIONS HOTLINE: 800-222-9323 (US) 44-(0)-256-811101 (UK) 0590-8621 (France) 0130-813875 (Germany) 1678-77224 (Italy) Advanced Micro Devices reserves the right to make changes in specifications at any time and without notice. The information furnished by Advanced Micro Devices is believed to be accurate and reliable. However, no responsibility is assumed by Advanced Micro Devices for its use, nor for any infringements of patents or other rights of third parties resulting from its use. No license is granted under any patents or patent rights of Advanced Micro Devices. Epson® is a registered trademark of Epson America, Inc. Hewlett-Packard®, HP®, and LaserJet® are registered trademarks of Hewlett-Packard Company. IBM® is a registered trademark and IBM PCä is a trademark of International Business Machines Corporation. Microsoft® and MS-DOS® are registered trademarks of Microsoft Corporation. PAL® and PALASM® are registered trademarks and MACHä and MACHXL ä are trademarks of Advanced Micro Devices, Inc. Pentiumä is a trademark of Intel Corporation. Wordstar® is a registered trademark of MicroPro International Corporation. Document revision 1.2 Published October, 1994. Printed inU.S.A. ii Contents Chapter 1. Installation Hardware Requirements 2 Software Requirements 3 Installation Procedure 4 Updating System Files 6 AUTOEXEC.BAT 7 CONFIG.SYS 7 Creating a Windows Icon
    [Show full text]
  • 2018 GSOC Highest Awards Girl Scout Yearbook
    Melanoma Recognizing Orange County 2018 Highest Awards Girl Scouts: Bronze Award Girl Scouts, Silver Award Girl Scouts, and Gold Award Girl Scouts Earned between October 2017 - September 2018 1 The Girl Scout Gold Award The Girl Scout Gold Award is the highest and most prestigious award in the world for girls. Open to Girl Scouts in high school, this pinnacle of achievement recognizes girls who demonstrate extraordinary leadership by tackling an issue they are passionate about – Gold Award Girl Scouts are community problem solvers who team up with others to create meaningful change through sustainable and measurable “Take Action” projects they design to make the world a better place. Since 1916, Girl Scouts have been making meaningful, sustainable changes in their communities and around the world by earning the Highest Award in Girl Scouting. Originally called the Golden Eagle of Merit and later, the Golden Eaglet, Curved Bar, First Class, and now the Girl Scout Gold Award, this esteemed accolade is a symbol of excellence, leadership, and ingenuity, and a testament to what a girl can achieve. Girl Scouts who earn the Gold Award distinguish themselves in the college admissions process, earn scholarships from a growing number of colleges and universities across the country, and immediately rise one rank in any branch of the U.S. military. Many have practiced the leaderships skills they need to “go gold” by earning the Girl Scout Silver Award, the highest award for Girl Scout Cadettes in grade 6-8, and the Girl Scout Bronze Award, the highest award for Girl Scout Juniors in grades 4-5.
    [Show full text]